|
|
Número de pieza | 9DBV0441 | |
Descripción | 4 O/P 1.8V PCIe Gen1-2-3 ZDB/FOB | |
Fabricantes | IDT | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de 9DBV0441 (archivo pdf) en la parte inferior de esta página. Total 17 Páginas | ||
No Preview Available ! 4 O/P 1.8V PCIe Gen1-2-3 ZDB/FOB
w/Zo=100ohm
9DBV0441
DATASHEET
Description
The 9DBV0441 is a member of IDT's SOC-Friendly 1.8V
Very-Low-Power (VLP) PCIe family. It has integrated output
terminations providing Zo=100ohms for direct connection to
100ohm transmission lines. The device has 4 output enables
for clock management, and 3 selectable SMBus addresses.
Recommended Application
1.8V PCIe Gen1-2-3 Zero-Delay/Fan-out Buffer (ZDB/FOB)
Output Features
• 4 – 1-200Hz Low-Power (LP) HCSL DIF pairs w/ZO=100
Key Specifications
• DIF cycle-to-cycle jitter <50ps
• DIF output-to-output skew <50ps
• DIF additive phase jitter is <100fs rms for PCIe Gen3
• DIF additive phase jitter <300fs rms for 12kHz-20MHz
Block Diagram
Features/Benefits
• Direct connection to 100ohm transmission lines; saves 16
resistors compared to standard HCSL outputs
• 53mW typical power consumption in PLL mode; minimal
power consumption
• Spread Spectrum (SS) compatible; allows use of SS for
EMI reduction
• OE# pins; support DIF power management
• HCSL compatible differential input; can be driven by
common clock sources
• Programmable Slew rate for each output; allows tuning for
various line lengths
• Programmable output amplitude; allows tuning for various
application environments
• Pin/software selectable PLL bandwidth and PLL Bypass;
minimize phase jitter for each application
• Outputs blocked until PLL is locked; clean system start-up
• Software selectable 50MHz or 125MHz PLL operation;
useful for Ethernet applications
• Configuration can be accomplished with strapping pins;
SMBus interface not required for device control
• 3.3V tolerant SMBus interface works with legacy controllers
• Space saving 32-pin 5x5mm VFQFPN; minimal board
space
• Selectable SMBus addresses; multiple devices can easily
share an SMBus segment
vOE(3:0)#
CLK_IN
CLK_IN#
^SADR_tri
^vHIBW_BYPM_LOBW#
^CKPWRGD_PD#
SDATA_3.3
SCLK_3.3
CONTROL
LOGIC
ZDB PLL
DIF3
DIF2
DIF1
DIF0
9DBV0441 REVISION E 04/28/16 1 ©2016 Integrated Device Technology, Inc.
1 page Test Loads
Low-Power HCSL Differential Output Test Load
5 inches
Rs
Zo=100ohm
Rs
Device
2pF 2pF
Driving LVDS
Driving LVDS
Rs
Device
Rs
Cc
Cc
3.3V
R7a
Zo
R8a
R7b
R8b
LVDS Clock
input
Driving LVDS inputs
Value
Receiver has Receiver does not
Component
termination have termination Note
R7a, R7b
10K ohm
140 ohm
R8a, R8b
5.6K ohm
75 ohm
Cc
0.1 uF
0.1 uF
Vcm
1.2 volts
1.2 volts
9DBV0441 DATASHEET
REVISION E 04/28/16
5 4 O/P 1.8V PCIE GEN1-2-3 ZDB/FOB W/ZO=100OHM
5 Page 9DBV0441 DATASHEET
General SMBus Serial Interface Information
How to Write
• Controller (host) sends a start bit
• Controller (host) sends the write address
• IDT clock will acknowledge
• Controller (host) sends the beginning byte location = N
• IDT clock will acknowledge
• Controller (host) sends the byte count = X
• IDT clock will acknowledge
• Controller (host) starts sending Byte N through Byte
N+X-1
• IDT clock will acknowledge each byte one at a time
• Controller (host) sends a Stop bit
Index Block Write Operation
Controller (Host)
IDT (Slave/Receiver)
T starT bit
Slave Address
WR WRite
ACK
Beginning Byte = N
ACK
Data Byte Count = X
ACK
Beginning Byte N
ACK
O
OO
OO
O
Byte N + X - 1
ACK
P stoP bit
Note: SMBus Address is Latched on SADR pin.
How to Read
• Controller (host) will send a start bit
• Controller (host) sends the write address
• IDT clock will acknowledge
• Controller (host) sends the beginning byte location = N
• IDT clock will acknowledge
• Controller (host) will send a separate start bit
• Controller (host) sends the read address
• IDT clock will acknowledge
• IDT clock will send the data byte count = X
• IDT clock sends Byte N+X-1
• IDT clock sends Byte 0 through Byte X (if X(H) was
written to Byte 8)
• Controller (host) will need to acknowledge each byte
• Controller (host) will send a not acknowledge bit
• Controller (host) will send a stop bit
Index Block Read Operation
Controller (Host)
IDT (Slave/Receiver)
T starT bit
Slave Address
WR WRite
ACK
Beginning Byte = N
ACK
RT Repeat starT
Slave Address
RD ReaD
ACK
ACK
ACK
O
O
O
N Not acknowledge
P stoP bit
Data Byte Count=X
Beginning Byte N
O
O
O
Byte N + X - 1
REVISION E 04/28/16
11 4 O/P 1.8V PCIE GEN1-2-3 ZDB/FOB W/ZO=100OHM
11 Page |
Páginas | Total 17 Páginas | |
PDF Descargar | [ Datasheet 9DBV0441.PDF ] |
Número de pieza | Descripción | Fabricantes |
9DBV0441 | 4 O/P 1.8V PCIe Gen1-2-3 ZDB/FOB | IDT |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |