|
|
PDF NV25M01 Data sheet ( Hoja de datos )
| Número de pieza | NV25M01 | |
| Descripción | 1 Mb SPI Serial CMOS EEPROM | |
| Fabricantes | ON Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de NV25M01 (archivo pdf) en la parte inferior de esta página. Total 13 Páginas | ||
|
No Preview Available !
NV25M01
Product Preview
1 Mb SPI Serial CMOS
EEPROM
Description
The NV25M01 is a 1M−bit Serial CMOS EEPROM device
internally organized as 128Kx8 bits. It features a 256−byte page write
buffer and supports the Serial Peripheral Interface (SPI) protocol. The
device features software and hardware write protection, including
partial as well as full array protection.
On−Chip ECC (Error Correction Code) makes the device suitable
for high reliability applications.
Features
• 10 MHz Capability
• 1.8 V to 5.5 V Supply Voltage Range
• SPI Modes (0,0) & (1,1)
• 256−byte Page Write Buffer
• Identification Page with Permanent Write Protection
• Self−timed Write Cycle
• Hardware and Software Protection
• Block Write Protection –
Protect 1/4, 1/2 or Entire EEPROM Array
• Low Power CMOS Technology
• 1,000,000 Program/Erase Cycles
• 100 Year Data Retention
• Automotive Grade 2 Temperature Range (105°C)
• 8 lead SOIC and TSSOP Packages
• This Device is Pb−Free, Halogen Free/BFR Free and is RoHS
Compliant
VCC
SI
CS
WP
HOLD
SCK
NV25M01
SO
VSS
Figure 1. Functional Symbol
www.onsemi.com
SOIC−8
DW SUFFIX
CASE 751BD
TSSOP−8
DT SUFFIX
CASE 948AL
PIN CONFIGURATIONS
CS 1
SO
WP
VSS
VCC
HOLD
SCK
SI
SOIC (DW),
TSSOP (DT)
(Top View)
Pin Name
CS
SO
WP
VSS
SI
SCK
HOLD
VCC
PIN FUNCTION
Function
Chip Select
Serial Data Output
Write Protect
Ground
Serial Data Input
Serial Clock
Hold Transmission Input
Power Supply
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 13 of this data sheet.
This document contains information on a product under development. ON Semiconductor
reserves the right to change or discontinue this product without notice.
© Semiconductor Components Industries, LLC, 2016
September, 2016 − Rev. P1
1
Publication Order Number:
NV25M01/D
1 page  
NV25M01
Status Register
The Status Register, described in Table 8, contains status
and control bits.
The RDY (Ready) bit indicates whether the device is busy
executing a write operation. This bit is automatically set to
1 during an internal write cycle, and reset to 0 when the
device is ready to accept commands. For the host, this bit is
read only.
The WEL (Write Enable Latch) bit is set/reset by the
WREN/WRDI commands. When set to 1, the device is in a
Write Enable state and when set to 0, the device is in a Write
Disable state.
The BP0 and BP1 (Block Protect) bits determine which
blocks are currently write protected. They are set by the user
with the WRSR command and are non−volatile. The user is
allowed to protect a quarter, one half or the entire memory,
by setting these bits according to Table 9. The protected
blocks then become read−only.
The WPEN (Write Protect Enable) bit acts as an enable for
the WP pin. Hardware write protection is enabled when the
WP pin is low and the WPEN bit is 1. This condition
Table 8. STATUS REGISTER
76
WPEN
IPL
5
0
4
LIP
prevents writing to the status register and to the block
protected sections of memory. While hardware write
protection is active, only the non−block protected memory
can be written. Hardware write protection is disabled when
the WP pin is high or the WPEN bit is 0. The WPEN bit, WP
pin and WEL bit combine to either permit or inhibit Write
operations, as detailed in Table 10.
The IPL (Identification Page Latch) bit determines
whether the Identification Page (IPL = 1) or main memory
array (IPL = 0) will be accessed for Read or Write
operations. The IPL bit is set by the user with the WRSR
command and is volatile. The IPL bit is automatically reset
after a read/write operations.
The LIP bit is set by the user with the WRSR command
and is non−volatile. When set to 1, the Identification Page is
permanently write protected (locked in Read−only mode).
Note: The IPL and LIP bits cannot be set within the same
WRSR instruction. If the user attempts to set both the IPL
and LIP bits at the same time, these bits will remain
unchanged.
3210
BP1
BP0
WEL
RDY
Table 9. BLOCK PROTECTION BITS
Status Register Bits
BP1 BP0
00
01
10
11
Array Address Protected
None
18000h−1FFFFh
10000h−1FFFFh
00000h−1FFFFh
Protection
No Protection
Quarter Array Protection
Half Array Protection
Full Array Protection
Table 10. WRITE PROTECT CONDITIONS
WPEN
WP
WEL
0X0
0X1
1 Low 0
1 Low 1
X High 0
X High 1
Protected Blocks
Protected
Protected
Protected
Protected
Protected
Protected
Unprotected Blocks
Protected
Writable
Protected
Writable
Protected
Writable
Status Register
Protected
Writable
Protected
Protected
Protected
Writable
www.onsemi.com
5
5 Page 
PIN # 1
IDENTIFICATION
TOP VIEW
NV25M01
PACKAGE DIMENSIONS
SOIC 8, 150 mils
CASE 751BD
ISSUE O
E1 E
SYMBOL
A
A1
b
c
D
E
E1
e
h
L
θ
MIN
1.35
0.10
0.33
0.19
4.80
5.80
3.80
0.25
0.40
0º
NOM
1.27 BSC
MAX
1.75
0.25
0.51
0.25
5.00
6.20
4.00
0.50
1.27
8º
D
A1
A
eb
SIDE VIEW
Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MS-012.
h
θ
L
END VIEW
c
www.onsemi.com
11
11 Page | ||
| Páginas | Total 13 Páginas | |
| PDF Descargar | [ Datasheet NV25M01.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| NV25M01 | 1 Mb SPI Serial CMOS EEPROM | ON Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |