8T49N283 Datasheet PDF ( Pinout ) - NG Octal Universal Frequency Translator

8T49N283 Datasheet PDF - IDT

Part Number	*8T49N283*
Description	NG Octal Universal Frequency Translator
Manufacturers	IDT
Logo
There is a preview and 8T49N283 download ( pdf file ) link at the bottom of this page. Total 30 Pages

Preview 1 page

No Preview Available ! 8T49N283 datasheet, circuit

FemtoClock® NG Octal Universal

Frequency Translator

8T49N283

Datasheet

General Description

The 8T49N283 has two independent, fractional-feedback PLLs that

can be used as jitter attenuators and frequency translators. It is

equipped with six integer and two fractional output dividers, allowing

the generation of up to 8 different output frequencies, ranging from

8kHz to 1GHz. Four of these frequencies are completely

independent of each other and the inputs. The other four are related

frequencies. The eight outputs may select among LVPECL, LVDS or

LVCMOS output levels.

This makes it ideal to be used in any frequency translation

application, including 1G, 10G, 40G and 100G Synchronous

Ethernet, OTN, and SONET/SDH, including ITU-T G.709 (2009) FEC

rates. The device may also behave as a frequency synthesizer.

The 8T49N283 accepts up to two differential or single-ended input

clocks and a crystal input. Each of the two internal PLLs can lock to

different input clocks which may be of independent frequencies. Each

PLL can use the other input for redundant backup of the primary

clock, but in this case, both input clocks must be related in frequency.

The device supports hitless reference switching between input

clocks. The device monitors all input clocks for Loss of Signal (LOS),

and generates an alarm when an input clock failure is detected.

Automatic and manual hitless reference switching options are

supported. LOS behavior can be set to support gapped or un-gapped

clocks.

The 8T49N283 supports holdover for each PLL. The holdover has an

initial accuracy of ±50ppB from the point where the loss of all

applicable input reference(s) has been detected. It maintains a

historical average operating point for each PLL that may be returned

to in holdover at a limited phase slope.

The device places no constraints on input to output frequency

conversion, supporting all FEC rates, including the new revision of

ITU-T Recommendation G.709 (2009), most with 0ppm conversion

error.

Each PLL has a register-selectable loop bandwidth from 0.5Hz to

512Hz.

Each output supports individual phase delay settings to allow

output-output alignment.

The device supports Output Enable inputs and Lock, Holdover and

LOS status outputs.

The device is programmable through an I2C interface. It also

supports I2C master capability to allow the register configuration to

be read from an external EEPROM.

Applications

• OTN or SONET / SDH equipment Line cards (up to OC-192, and

supporting FEC ratios)

• OTN de-mapping (Gapped Clock and DCO mode)

• Gigabit and Terabit IP switches / routers including support of

Synchronous Ethernet

• Wireless base station baseband

• Data communications

Features

• Supports SDH/SONET and Synchronous Ethernet clocks

including all FEC rate conversions

• Two differential outputs meet jitter limits for 100G Ethernet and

STM-256/OC-768

• <0.3ps RMS (including spurs): 12kHz to 20MHz

• All outputs <0.5ps RMS (including spurs) 12kHz to 20MHz

• Operating modes: locked to input signal, holdover and free-run

• Initial holdover accuracy of ±50ppb

• Accepts up to two LVPECL, LVDS, LVHSTL or LVCMOS input

clocks

• Accepts frequencies ranging from 8kHz up to 875MHz

• Auto and manual input clock selection with hitless switching

• Clock input monitoring, including support for gapped clocks

• Phase-Slope Limiting and Fully Hitless Switching options to

control output phase transients

• Operates from a 10MHz to 40MHz fundamental-mode crystal

• Generates eight LVPECL / LVDS or sixteen LVCMOS output

clocks

• Output frequencies ranging from 8kHz up to 1.0GHz (diff)

• Output frequencies ranging from 8kHz to 250MHz (LVCMOS)

• Four General Purpose I/O pins with optional support for status &

control:

• Four Output Enable control inputs may be mapped to any of the

eight outputs

• Lock, Holdover & Loss-of-Signal status outputs

• Open-drain Interrupt pin

• Programmable PLL bandwidth settings for each PLL:

• 0.5Hz, 1Hz, 2Hz, 4Hz, 8Hz, 16Hz, 32Hz, 64Hz, 128Hz, 256Hz

or 512Hz

• Optional Fast Lock function

• Programmable output phase delays in steps as small as 16ps

• Register programmable through I2C or via external I2C EEPROM

• Bypass clock paths for system tests

• Power supply modes

VCC / VCCA / VCCO

3.3V / 3.3V / 3.3V

3.3V / 3.3V / 2.5V

3.3V / 3.3V / 1.8V (LVCMOS)

2.5V / 2.5V / 3.3V

2.5V / 2.5V / 2.5V

2.5V / 2.5V / 1.8V (LVCMOS)

• Power down modes support consumption as low as 1.7W (see

Section, “Power Dissipation and Thermal Considerations” for

details)

• -40°C to 85°C ambient operating temperature

• Package: 56QFN, lead-free (RoHS 6)

Revision H, October 26, 2016

8T49N283 Datasheet

Number

Name

VCCO4

VCCO5

VCCO6

VCCO7

CAP0,

CAP0_REF

CAP1,

CAP1_REF

Type

Power

Analog

Description

High-speed output supply voltage for output pair Q4, nQ4.

High-speed output supply voltage for output pair Q5, nQ5.

High-speed output supply voltage for output pair Q6, nQ6.

High-speed output supply voltage for output pair Q7, nQ7.

PLL0 External Capacitance. A 0.1µF capacitance value across these pins is

recommended.

PLL1 External Capacitance. A 0.1µF capacitance value across these pins is

recommended.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, on page 5, Pin Characteristics, for typical values.

Table 2. Pin Characteristics, VCC = VCCOX = 3.3V±5% or 2.5V±5%

Symbol

CIN

RPULLUP

Parameter

Input Capacitance; NOTE1

Internal

Pullup

Resistor

nRST,

SDATA, SCLK

nINT

GPIO[3:0]

Test Conditions

Minimum

RPULLDOWN

Internal Pulldown Resistor

LVCMOS

Q[0:1], Q[4:7]

VCCOX = 3.465V

CPD

ROUT

Power

Dissipation

Capacitance

(per output

pair)

LVCMOS Q[2:3]

LVCMOS

Q[0:1], Q[4:7]

LVCMOS Q[2:3]

LVCMOS

Q[0:1], Q[4:7]

LVCMOS Q[2:3]

LVDS or

LVPECL Q[0:1],

Q[4:7]

LVDS or

LVPECL Q[2:3]

Output

Impedance

GPIO [3:0]

LVCMOS

Q[0:7], nQ[0:7]

VCCOX = 3.465V

VCCOX = 2.625V

VCCOX = 1.89V

VCCOx = 3.465V or 2.625V

Output HIGH

Output LOW

NOTE 1:This specification does not apply to OSCI and OSCO pins.

NOTE: VCCOX denotes: VCCO0, VCCO1, VCCO2, VCCO3, VCCO4, VCCO5, VCCO6, VCCO7.

Typical

3.5

5.1

14.5

18.5

17.5

12.5

Maximum

Units

k

4.5 pF

5.1 k

25 

20 

Revision H, October 26, 2016

Preview 5 Page

Part Details

On this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for 8T49N283 electronic component.

Information	Total 30 Pages
Link URL	[ Copy URL to Clipboard ]
Download	[ 8T49N283.PDF Datasheet ]

Share Link :

Electronic Components Distributor

An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists.

SparkFun Electronics	Allied Electronics	DigiKey Electronics	Arrow Electronics
Mouser Electronics	Adafruit	Newark	Chip One Stop

Featured Datasheets

Part Number	Description	MFRS
8T49N281	The function is NG Octal Universal Frequency Translator. Integrated Device Technology
8T49N282	The function is NG Octal Universal Frequency Translator. Integrated Device Technology
8T49N283	The function is NG Octal Universal Frequency Translator. IDT
Semiconductors commonly used in industry: 1N4148 \| BAW56 \| 1N5400 \| NE555 \| LM324 \| BC327 \| IRF840 \| 2N3904 \|
Quick jump to: 8T49 1N4 2N2 2SA 2SC 74H BC HCF IRF KA LA LM MC NE ST STK TDA TL UA

What is 8T49N283?

8T49N283 Datasheet PDF - IDT

Part Details

Electronic Components Distributor

Featured Datasheets