|
|
PDF HMC900LP5E Data sheet ( Hoja de datos )
| Número de pieza | HMC900LP5E | |
| Descripción | 50 MHz DUAL PROGRAMMABLE LOW PASS FILTER | |
| Fabricantes | Analog Devices | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de HMC900LP5E (archivo pdf) en la parte inferior de esta página. Total 27 Páginas | ||
|
No Preview Available !
v04.0811
HMC900LP5E
50 MHz DUAL PROGRAMMABLE
LOW PASS FILTER with DRIVER
Typical Applications
Features
The HMC900LP5E is ideal for various modulation
Low Noise Figure: 12 dB
systems:
High linearity: Output IP3 +30 dBm
• Baseband filtering before A/D or after D/A converters
for point-to-point fixed wireless or base station
transceivers (GSM/GPRS, WCDMA & TD-SCDMA)
Pre-programmed and/or Programmable Bandwidth:
3.5 MHz to 50 MHz. (Please see “HMC900LP5E
Ordering Information”)
• Integrated direct conversion receiver (DCR) when
mated with mixer and VGA
Integrated ADC Driver Amplifier
• Software defined radio applications
Exceptional 3 dB Bandwidth Accuracy: ±2.5%
• Anti-aliasing and reconstruction filters
6th order Butterworth Magnitude & Phase Response
• Test and measurement equipment
Automatic Filter Calibration
Externally Controlled Common Mode Output Level
3 Simplifies Interface
Filter Bypass Option: 100 MHz Bandwidth
Read/Write Serial Port Interface (SPI)
32 Lead 5x5 mm SMT Package 25 mm2
Functional Diagram
General Description
The HMC900LP5E is a 6th order, programmable
bandwidth, fully calibrated, dual low pass filter. It
features 0 or 10 dB input gain setting and supports
arbitrary bandwidths from 3.5 MHz to 50 MHz,
and when calibrated, is accurate to +/-2.5% of the
desired bandwidth. It includes a 100 MHz bandwidth
filter bypass option while retaining gain setting and
common mode control.
Housed in a compact 5x5 mm SMT QFN package,
the HMC900LP5E requires minimal exter-
nal components and provides a low cost alternative to
more complicated switched discrete filter architectures.
The integrated ADC driver and externally controlled
common mode output level further simplify system
implementations.
Filter calibration for the HMC900LP5E is accomp-
lished with any reference clock rate from 20 to 80
MHz. One time programmable (OTP) memory offers
unsurpassed flexibility allowing the user “set and
forget” parameters like gain and bandwidth setting.
Matched filter paths provide excellent quadrature
balance, making the HMC900LP5E ideal for I/Q
communications applications.
The 6th order Butterworth transfer function delivers
superior stop band rejection while maintaining both a
flat passband and minimal group delay variation.
3-1
IrrlTiniecgrfaseohpdntrseomsemnoasfatiisibtrohkingislrirtdayafunnpirsdtnaeairdrstesihegsbesuiFysdmtth2eiomebaredtyrpEdmlbiAcptyalraniayrAtazdioirlnoeeacnamgslbeuooalDrgtr,ekeofDrsvdttoheihamceverereicwisDltetsiihsvsieusrefesiopbeuvrrr.neoieydtSlpiseep,e,vurreetsCacyadeinfon,ihycftnodatoephtriaebolftitenmoerosrnraetassscnpouOpcfyrbeuoljipcearrnaratcdfirtcvdtteieenetneo,gaotrecnwMrmohdigOnaeehrnrAnrtdengsstls.eiea-o0obwflrfi1lAienpsthn.8a,oeatHue2loptonga4wntlsoeDteotPviecraweveorhis,.ctwheNoneesoorn.wce.oh:FOPAnohip9ntrtopet7anilpitT8cecerei:a-tcc.27tceihH8o5,no1ni0od-tmS3let-oi2ul3gti9vpey3e-p4rW4Moy7r,3a0tiy:a0c,PnFr•Pdho.aOoOwtnxor.dea:B:epv9o1rlax-eo78cn98e0Cl1i0-n0oo2-e6rAdr5,aNpeN0tArowos-L:rr3wOwaA3wGotn7io.-aoadD3lnno,agM:loADge.0cv2oic0me6s2,-9In10c.6,
1 page  
v04.0811
Figure 1. Filter Attenuation
(all Bandwidths)
0
-20
-40
-60
-80
-100
0.1
3.5 MHz
Bypass
3.5MHz
5MHz
7MHz
10MHz
14MHz
20MHz
28MHz
35MHz
50MHz
50 MHz
1 10
FREQUENCY (MHz)
100
Figure 3. Filter Passband Gain Response
0.3
0.2
3.5MHz
7MHz
20MHz
28MHz
5MHz
35MHz
0.1
10MHz
50MHz
14MHz
0 50 MHz
-0.1
-0.2 3.5 MHz
-0.3
-0.4
-0.5
1
10
FREQUENCY (MHz)
100
Figure 5. Filter 3 dB Cutoff vs
Temperature, 10 MHz Bandwidth
5
+27C
+85C
-40C
0
-3dB
-5
-10
5 6 7 8 9 10
FREQUENCY (MHz)
20
HMC900LP5E
50 MHz DUAL PROGRAMMABLE
LOW PASS FILTER with DRIVER
Figure 2. Filter Noise Figure vs Bandwidth[1]
26
24
0 dB Gain
22
20 +27C
+85C
-40C
18 10 dB Gain
16
14
3.5
5
7 10 14 20 28 35 50
FILTER BANDWIDTH (MHz)
Figure 4. Filter Output Noise
100
3.5MHz
5MHz
7MHz
10MHz
14MHz
20MHz
28MHz
35MHz
50 MHz
50MHz
3
10 3.5 MHz
0.001
0.01
0.1
1
FREQUENCY (MHz)
10
100
Figure 6. Filter Side Band Rejection vs
Bandwidth
55
0dB
10dB
50
45
40
3.5
5
7 10 14 20 28 35 50
FILTER BANDWIDTH (MHz)
[1] Measured with 100 Ω source impedance
IrrlTiniecgrfaseohpdntrseomsemnoasfatiisibtrohkingislrirtdayafunnpirsdtnaeairdrstesihegsbesFuiysdmtt2hoeimebarerdtypEdmlbipActlyaraniayrzAtadiiorlnacoeenamgsbeluooalDrg,terkeofDrsdtvtohheiamceevrereicwiDlstetisihvssireuseefisopvbeurrr.neoeiydtSlpise,,epevurreCaetscyadeinnfo,hiycftndoaetophtriaeblotftmienoerosrnraetassscpnOoupfcyrboelujiarpcernradatcficdrtvtteieeenten,ogaotrecnwMromhdiOgnaerehAnrndrtnegsstls.eie-ao0olbwfrif1lAnsiepth8n.a,eoatH2uelpotona4gwntlsoetDeotPvieawcrevehorsi,.ctwhoeNenesoonwr. ce.oh:FOPAni9ohpnttropt7eainlpt8iTcecere-i:atc.c27tceHih8o5,on1ni0odtm-S3tle-oi2u3ltgie9vp3ye-p44rWMoy73r,a0tiy:ac0,PnFr•Pdhoa.OoOwtnxor.dea:B:epv9o1rlaex-7o8cn98e0Cl1i0-n0oo2-e6rAr5d,aNpeN0tArowos-Lr:r3wOwaA3wGotn7io.o-aa3dDlnno,ag:MloADge.0cv2oic0me6s2,-9In10c.6,
3-4
5 Page 
Evaluation PCB
v04.0811
HMC900LP5E
50 MHz DUAL PROGRAMMABLE
LOW PASS FILTER with DRIVER
3
The circuit board used in the application should use RF circuit design techniques. Signal lines should have 50
Ohms impedance while the package ground leads and exposed paddle should be connected directly to the
ground plane similar to that shown. A sufficient number of via holes should be used to connect the top and
bottom ground planes. The evaluation circuit board shown is available from Hittite upon request.
Table 6. Evaluation Order Information
Item
Evaluation PCB Only
Evaluation Kit
Contents
HMC900LP5E Evaluation PCB
HMC900LP5E Evaluation PCB
USB Interface Board
6’ USB A Male to USB B Female Cable
CD ROM (Contains User Manual, Evaluation PCB Schematic, Evaluation Software)
Part Number
131200-HMC900LP5E
130521-HMC900LP5E
IrrlTiniecgrfaseohpdntrseomsemnoasfatiisibtrohkingislrirtdayafunnpirsdtnaeairdrstesihegsbesFuiysdmtt2hoeimebarerdtypEdmlbipActlyaraniayrzAtadiiorlnacoeenamgsbeluooalDrg,terkeofDrsdtvtohheiamceevrereicwiDlstetisihvssireuseefisopvbeurrr.neoeiydtSlpise,,epevurreCaetscyadeinnfo,hiycftndoaetophtriaeblotftmienoerosrnraetassscpnOoupfcyrboelujiarpcernradatcficdrtvtteieeenten,ogaotrecnwMromhdiOgnaerehAnrndrtnegsstls.eie-ao0olbwfrif1lAnsiepth8n.a,eoatH2uelpotona4gwntlsoetDeotPvieawcrevehorsi,.ctwhoeNenesoonwr. ce.oh:FOPAni9ohpnttropt7eainlpt8iTcecere-i:atc.c27tceHih8o5,on1ni0odtm-S3tle-oi2u3ltgie9vp3ye-p44rWMoy73r,a0tiy:ac0,PnFr•Pdhoa.OoOwtnxor.dea:B:epv9o1rlaex-7o8cn98e0Cl1i0-n0oo2-e6rAr5d,aNpeN0tArowos-Lr:r3wOwaA3wGotn7io.o-aa3dDlnno,ag:MloADge.0cv2oic0me6s2,-9In10c.6,
3 - 10
11 Page | ||
| Páginas | Total 27 Páginas | |
| PDF Descargar | [ Datasheet HMC900LP5E.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| HMC900LP5E | 50 MHz DUAL PROGRAMMABLE LOW PASS FILTER | Analog Devices |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |