|
|
PDF HCTS20MS Data sheet ( Hoja de datos )
| Número de pieza | HCTS20MS | |
| Descripción | Radiation Hardened Dual 4-Input NAND Gate | |
| Fabricantes | Intersil | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de HCTS20MS (archivo pdf) en la parte inferior de esta página. Total 8 Páginas | ||
|
No Preview Available !
TM HCTS20MS
September 1995
Radiation Hardened
Dual 4-Input NAND Gate
Features
• 3 Micron Radiation Hardened SOS CMOS
• Total Dose 200K RAD (Si)
• SEP Effective LET No Upsets: >100 MEV-cm2/mg
• Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day
(Typ)
• Dose Rate Survivability: >1 x 1012 RAD (Si)/s
• Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse
• Latch-Up Free Under Any Conditions
• Military Temperature Range: -55oC to +125oC
• Significant Power Reduction Compared to LSTTL ICs
• DC Operating Voltage Range: 4.5V to 5.5V
• LSTTL Input Compatibility
- VIL = 0.8V Max
- VIH = VCC/2 Min
• Input Current Levels Ii ≤ 5µA at VOL, VOH
Description
The Intersil HCTS20MS is a Radiation Hardened Dual 4-Input
NAND Gate. A low on any input forces the output to a High state.
The HCTS20MS utilizes advanced CMOS/SOS technology to
achieve high-speed operation. This device is a member of radia-
tion hardened, high-speed, CMOS/SOS Logic Family.
The HCTS20MS is supplied in a 14 lead Ceramic flatpack
(K suffix) or a SBDIP Package (D suffix).
Pinouts
14 LEAD CERAMIC DUAL-IN-LINE METAL SEAL
PACKAGE (SBDIP) MIL-STD-183S CDIP2-T14
TOP VIEW
A1 1
B1 2
NC 3
C1 4
D1 5
Y1 6
GND 7
14 VCC
13 D2
12 C2
11 NC
10 B2
9 A2
8 Y2
14 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE
(FLATPACK) MIL-STD-183S CDFP3-F14
TOP VIEW
A1
B1
NC
C1
D1
Y1
GND
1 14
2 13
3 12
4 11
5 10
69
78
VCC
D2
C2
NC
B2
A2
Y2
Ordering Information
PART
NUMBER
TEMPERATURE SCREENING
RANGE
LEVEL
PACKAGE
HCTS20DMSR -55oC to +125oC Intersil Class
S Equivalent
14 Lead SBDIP
HCTS20KMSR -55oC to +125oC Intersil Class
S Equivalent
14 Lead Ceramic
Flatpack
HCTS20D/
Sample
+25oC
Sample
14 Lead SBDIP
HCTS20K/
Sample
+25oC
Sample
14 Lead Ceramic
Flatpack
HCTS20HMSR
+25oC
Die
Die
Functional Diagram
An
Bn
Yn
Cn
Dn
TRUTH TABLE
INPUTS
OUTPUTS
An Bn Cn Dn
Yn
LXXX
H
XLXX
H
XXLX
H
XXXL
H
HHHH
L
NOTE: L = Logic Level Low, H = Logic level High, X = Don’t Care
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2002. All Rights Reserved
420
Spec Number 518619
FN3051.1
1 page  
Specifications HCTS20MS
TABLE 8. STATIC AND DYNAMIC BURN-IN TEST CONNECTIONS
OSCILLATOR
OPEN
GROUND
1/2 VCC = 3V ± 0.5V VCC = 6V ± 0.5V
50kHz
25kHz
STATIC BURN-IN I TEST CONNECTIONS (Note 1)
3, 6, 8, 11
1, 2, 4, 5, 7, 9, 10, 12, 13
-
14 - -
STATIC BURN-IN II TEST CONNECTIONS (Note 1)
3, 6, 8, 11
7
-
1, 2, 4, 5, 9, 10, 12,
-
13, 14
-
DYNAMIC BURN-IN TEST CONNECTIONS (Note 2)
-
7
3, 6, 8, 11
14
1, 2, 4, 5, 9, 10,
-
12, 13
NOTES:
1. Each pin except VCC and GND will have a resistor of 10KΩ ± 5% for static burn-in
2. Each pin except VCC and GND will have a resistor of 1KΩ ± 5% for dynamic burn-in
TABLE 9. IRRADIATION TEST CONNECTIONS
OPEN
GROUND
VCC = 5V ± 0.5V
3, 6, 8, 11 7 1, 2, 4, 5, 9, 10, 12, 13, 14
NOTE: Each pin except VCC and GND will have a resistor of 47KΩ ± 5% for irradiation testing.
Group E, Subgroup 2, sample size is 4 dice/wafer 0 failures.
Spec Number 518619
424
5 Page | ||
| Páginas | Total 8 Páginas | |
| PDF Descargar | [ Datasheet HCTS20MS.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| HCTS20MS | Radiation Hardened Dual 4-Input NAND Gate | Intersil |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |