DataSheet26.com

74ACTQ541SC PDF даташит

Спецификация 74ACTQ541SC изготовлена ​​​​«Fairchild Semiconductor» и имеет функцию, называемую «Quiet Series Octal Buffer/Line Driver with 3-STATE Outputs».

Детали детали

Номер произв 74ACTQ541SC
Описание Quiet Series Octal Buffer/Line Driver with 3-STATE Outputs
Производители Fairchild Semiconductor
логотип Fairchild Semiconductor логотип 

7 Pages
scroll

No Preview Available !

74ACTQ541SC Даташит, Описание, Даташиты
March 1993
Revised November 1999
74ACTQ541
Quiet Series Octal Buffer/Line Driver
with 3-STATE Outputs
General Description
The 74ACTQ541 is an octal buffer/line driver designed to
be employed as memory and address drivers, clock drivers
and bus oriented transmitter/receivers.
This device is similar in function to the 74ACTQ244 while
providing flow-through architecture (inputs on opposite side
from outputs). This pinout arrangement makes this device
especially useful as an output port for microprocessors,
allowing ease of layout and greater PC board density.
The 74ACTQ541 utilizes FACT Quiet Seriestechnology
to guarantee quiet output switching and improved dynamic
threshold performance. FACT Quiet Series features GTO
output control and undershoot corrector in addition to split
ground bus for superior performance.
Features
s ICC and IOZ reduced by 50%
s Guaranteed simultaneous switching noise level and
dynamic threshold performance
s Guaranteed pin-to-pin skew AC performance
s Inputs and outputs on opposite sides of package for
easy board layout
s Non-inverting 3-STATE outputs
s Guaranteed 4 kV minimum ESD immunity
s TTL compatible inputs
s Outputs source/sink 24 mA
Ordering Code:
Order Number Package Number
Package Description
74ACTQ541SC
M20B
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74ACTQ541MTC
MTC20
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACTQ541PC
N20A
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the order code.
Logic Symbol
Connection Diagram
IEEE/IEC
Pin Descriptions
Truth Table
Pin Name
OE1 OE2
I0 I7
O1 O7
Pin Description
3-STATE Output Enable (Active-LOW)
Inputs
Outputs
OE1
L
H
X
L
H = HIGH Voltage Level
L = LOW Voltage Level
FACT, FACT Quiet Seriesand GTOare trademarks of Fairchild Semiconductor Corporation.
Inputs
OE2
I
LH
XX
HX
LL
X = Immaterial
Z = High Impedance
Outputs
H
Z
Z
L
© 1999 Fairchild Semiconductor Corporation DS010932
www.fairchildsemi.com









No Preview Available !

74ACTQ541SC Даташит, Описание, Даташиты
Absolute Maximum Ratings(Note 1)
Supply Voltage (VCC)
0.5V to +7.0V
DC Input Diode Current (IIK)
VI = −0.5V
20 mA
VI = VCC + 0.5V
+20 mA
DC Input Voltage (VI)
0.5V to VCC + 0.5V
DC Output Diode Current (IOK)
VO = −0.5V
20 mA
VO = VCC + 0.5V
+20 mA
DC Output Voltage (VO)
0.5V to VCC + 0.5V
DC Output Source or Sink Current (IO)
±50 mA
DC VCC or Ground Current
per Output Pin (ICC or IGND)
±50 mA
Storage Temperature (TSTG)
65°C to +150°C
DC Latch-up Source or Sink Current
± 300 mA
Junction Temperature (TJ)
140°C
Recommended Operating
Conditions
Supply Voltage VCC
Input Voltage (VI)
Output Voltage (VO)
Operating Temperature (TA)
Minimum Input Edge Rate V/t
VIN from 0.8V to 2.0V
VCC @ 4.5V, 5.5V
4.5V to 5.5V
0V to VCC
0V to VCC
40°C to +85°C
125 mV/ns
Note 1: Absolute maximum ratings are those values beyond which damage
to the device may occur. The databook specifications should be met, with-
out exception, to ensure that the system design is reliable over its power
supply, temperature, and output/input loading variables. Fairchild does not
recommend operation of FACTcircuits outside databook specifications.
DC Electrical Characteristics
Symbol
Parameter
VCC TA = +25°C
TA = −40°C to +85°C
Units
(V) Typ
Guaranteed Limits
Conditions
VIH Minimum HIGH Level
Input Voltage
4.5 1.5
5.5 1.5
2.0
2.0
2.0 V VOUT = 0.1V
2.0 or VCC 0.1V
VIL Maximum LOW Level
4.5 1.5
0.8
0.8
V VOUT = 0.1V
Input Voltage
5.5 1.5
0.8
0.8
or VCC 0.1V
VOH Minimum HIGH Level
Output Voltage
3.0 2.99
4.5 4.49
2.9
4.4
2.9
4.4 V IOUT = −50 µA
4.5
3.86
3.76
VIN = VIL or VIH (Note 2)
5.5
4.86
4.76
V IOH = 24 mA
24 mA
VOL Maximum LOW Level
Output Voltage
3.0 0.002
4.5 0.001
0.1
0.1
0.1
0.1
V IOUT = 50 µA
4.5
0.36
0.44
VIN = VIL or VIH (Note 2)
5.5
0.36
0.44
V IOH = 24 mA
24 mA
IIN
IOZ
ICCT
IOLD
IOHD
ICC
Maximum Input Leakage Current
5.5
± 0.1
Maximum 3-STATE
Leakage Current
5.5 ±0.25
Maximum ICC/Input
Minimum Dynamic
5.5 0.6
5.5
Output Current (Note 3)
5.5
Maximum Quiescent
Supply Current
5.5
4.0
± 1.0
±2.5
1.5
75
75
40.0
µA VI = VCC, GND
µA VI = VIL, VIH
VO = VCC, GND
mA VI = VCC 2.1V
mA VOLD = 1.65V Max
mA VOHD = 3.85V Min
µA VIN = VCC or GND
VOLP
VOLV
VIHD
Quiet Output
Maximum Dynamic VOL
Quiet Output
Minimum Dynamic VOL
Minimum HIGH Level
Dynamic Input Voltage
5.0 1.1
5.0 0.6
5.0 1.9
1.5
1.2
2.2
Figure 1, Figure 2
V
(Note 4)(Note 5)
Figure 1, Figure 2
V
(Note 4)(Note 5)
V (Note 4)(Note 6)
VILD
Maximum LOW Level
Dynamic Input Voltage
5.0 1.2
0.8
V (Note 4)(Note 6)
Note 2: All outputs loaded; thresholds on input associated with output under test.
Note 3: Maximum test duration 2.0 ms, one output loaded at a time.
Note 4: Plastic DIP package.
Note 5: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.
Note 6: Max number of Data Inputs (n) switching. (n1) Inputs switching 0V to 5V (ACQ). Input-under-test switching: 5V to threshold (VILD),
0V to threshold (VIHD), f = 1 MHz.
www.fairchildsemi.com
2









No Preview Available !

74ACTQ541SC Даташит, Описание, Даташиты
AC Electrical Characteristics
VCC TA = +25°C
TA = −40°C to +85°C
Symbol
Parameter
(V)
CL = 50 pF
CL = 50 pF
Units
(Note 7)
Min
Typ
Max
Min
Max
tPLH Propagation Delay
tPHL Data to Output
tPZH Output Enable Time
tPZL
tPHZ Output Disable Time
tPLZ
tOSHL
Output to Output
tOSLH
Skew Data to Output (Note 8)
Note 7: Voltage Range 5.0 is 5.0V ± 0.5V
2.0 4.5 7.0
5.0
2.0 5.5 7.0
2.0 5.0 9.0
5.0
2.0 6.5 9.0
1.5 5.5 7.5
5.0
1.5 5.5 7.5
0.5 1.0
0.5 1.0
2.0
2.0
2.0
2.0
1.5
1.5
7.5
ns
7.5
9.5
ns
9.5
8.0
ns
8.0
1.0
ns
1.0
Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The
specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH). Parameter guaranteed by design.
Capacitance
Symbol
CIN
CPD
Parameter
Input Capacitance
Power Dissipation Capacitance
Typ Units
Conditions
4.5 pF VCC = OPEN
70 pF VCC = 5.0V
3 www.fairchildsemi.com










Скачать PDF:

[ 74ACTQ541SC.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
74ACTQ541SCQuiet Series Octal Buffer/Line Driver with 3-STATE OutputsFairchild Semiconductor
Fairchild Semiconductor

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск