DataSheet26.com

74AUC1G08GV PDF даташит

Спецификация 74AUC1G08GV изготовлена ​​​​«NXP Semiconductors» и имеет функцию, называемую «Single 2-input AND gate».

Детали детали

Номер произв 74AUC1G08GV
Описание Single 2-input AND gate
Производители NXP Semiconductors
логотип NXP Semiconductors логотип 

12 Pages
scroll

No Preview Available !

74AUC1G08GV Даташит, Описание, Даташиты
INTEGRATED CIRCUITS
DATA SHEET
74AUC1G08
Single 2-input AND gate
Preliminary specification
File under Integrated Circuits, IC24
2002 Nov 12









No Preview Available !

74AUC1G08GV Даташит, Описание, Даташиты
Philips Semiconductors
Single 2-input AND gate
Preliminary specification
74AUC1G08
FEATURES
Wide supply voltage range from 0.8 to 2.7 V
Performance optimised for VCC = 1.8 V
High noise immunity
Complies with JEDEC standard:
– JESD76 (1.65 to 1.95 V)
ESD protection:
– HBM EIA/JESD22-A114-A exceeds 2000 V
– MM EIA/JESD22-A115-A exceeds 200 V
8 mA output drive (VCC = 1.65 V)
CMOS low power consumption
Latch-up performance exceeds 250 mA
3.3 V tolerant inputs/outputs
SC-88A and SC-74A package.
DESCRIPTION
The 74AUC1G08 is a high-performance, low-power,
low-voltage, Si-gate CMOS device.
Schmitt-trigger action at all inputs makes the circuit
tolerant for slower input rise and fall time.
This device is fully specified for partial power-down
applications using Ioff. The Ioff circuitry disables the output,
preventing the damaging current backflow through the
device when it is powered down.
The 74AUC1G08 provides the single 2-input AND
function.
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; input slewrate 1 V/ns.
SYMBOL
PARAMETER
tPHL/tPLH propagation delay inputs A and B to
output Y
CI input capacitance
CPD power dissipation capacitance per buffer
CONDITIONS
VCC = 0.8 V; CL = 15 pF; RL = 2 k
VCC = 1.2 V; CL = 15 pF; RL = 2 k
VCC = 1.5 V; CL = 15 pF; RL = 2 k
VCC = 1.8 V; CL = 30 pF; RL = 1 k
VCC = 2.5 V; CL = 30 pF; RL = 500
VCC = 1.8 V; notes 1 and 2
TYPICAL UNIT
4.7 ns
1.9 ns
1.4 ns
1.4 ns
1.2 ns
4 pF
14 pF
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW).
PD = CPD × VCC2 × fi + (CL × VCC2 × fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in Volts.
2. The condition is VI = GND to VCC.
2002 Nov 12
2









No Preview Available !

74AUC1G08GV Даташит, Описание, Даташиты
Philips Semiconductors
Single 2-input AND gate
Preliminary specification
74AUC1G08
FUNCTION TABLE
See note 1.
A
L
L
H
H
Note
1. H = HIGH voltage level;
L = LOW voltage level.
INPUT
B
L
H
L
H
OUTPUT
Y
L
L
L
H
ORDERING INFORMATION
TYPE NUMBER
74AUC1G08GW
74AUC1G08GV
TEMPERATURE
RANGE
40 to +85 °C
40 to +85 °C
PINS
5
5
PACKAGE
PACKAGE MATERIAL
SC-88A
SC-74A
plastic
plastic
CODE
SOT353
SOT753
MARKING
FE
F08
PINNING
PIN
1
2
3
4
5
SYMBOL
B
A
GND
Y
VCC
data input B
data input A
ground (0 V)
data output Y
supply voltage
DESCRIPTION
handbook, halfpage
B1
A2
GND 3
5 VCC
08
4Y
MNA112
Fig.1 Pin configuration.
2002 Nov 12
handbook, halfpage
1B
2A
Y4
MNA113
Fig.2 Logic symbol.
3










Скачать PDF:

[ 74AUC1G08GV.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
74AUC1G08GVSingle 2-input AND gateNXP Semiconductors
NXP Semiconductors
74AUC1G08GWSingle 2-input AND gateNXP Semiconductors
NXP Semiconductors

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск