DataSheet26.com

74ACT109SC PDF даташит

Спецификация 74ACT109SC изготовлена ​​​​«Fairchild Semiconductor» и имеет функцию, называемую «Dual JK Positive Edge-Triggered Flip-Flop».

Детали детали

Номер произв 74ACT109SC
Описание Dual JK Positive Edge-Triggered Flip-Flop
Производители Fairchild Semiconductor
логотип Fairchild Semiconductor логотип 

12 Pages
scroll

No Preview Available !

74ACT109SC Даташит, Описание, Даташиты
74AC109, 74ACT109
Dual JK Positive Edge-Triggered Flip-Flop
March 2007
tm
Features
ICC reduced by 50%
Outputs source/sink 24mA
ACT109 has TTL-compatible inputs
General Description
The AC/ACT109 consists of two high-speed completely
independent transition clocked JK flip-flops. The clocking
operation is independent of rise and fall times of the
clock waveform. The JK design allows operation as a
D-Type flip-flop (refer to AC/ACT74 data sheet) by
connecting the J and K inputs together.
Asynchronous Inputs:
– LOW input to SD (Set) sets Q to HIGH level
– LOW input to CD (Clear) sets Q to LOW level
– Clear and Set are independent of clock
– Simultaneous LOW on CD and SD makes both
Q and Q HIGH
Ordering Information
Order
Number
74AC109SC
74AC109SJ
74AC109MTC
Package
Number
M16A
M16D
MTC16
74ACT109SC
74AC109MTC
M16A
MTC16
74ACT109PC
N16E
Package Description
www.DataSheet4U.com
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.
Connection Diagram
Pin Descriptions
Pin Names
J1, J2, K1, K2
CP1, CP2
CD1, CD2
SD1, SD2
Q1, Q2, Q1, Q2
Description
Data Inputs
Clock Pulse Inputs
Direct Clear Inputs
Direct Set Inputs
Outputs
FACT™ is a trademark of Fairchild Semiconductor Corporation.
©1988 Fairchild Semiconductor Corporation
74AC109, 74ACT109 Rev. 1.5
www.fairchildsemi.com









No Preview Available !

74ACT109SC Даташит, Описание, Даташиты
Logic Symbols
IEEE/IEC
Truth Table
Each half.
Inputs
Outputs
SD CD CP J K Q
L H X XX H
Q
L
H L X XX L H
L
L
X XX H
H
HH
LL
L
H
HH
HL
Toggle
HH
HH
L H Q0 Q0
HH
H
L
H H L X X Q0 Q0
H = HIGH Voltage Level
L = LOW Voltage Level
= LOW-to-HIGH Transition
X = Immaterial
Q0(Q0) = Previous Q0(Q0) before LOW-to-HIGH Transition of Clock
Logic Diagram
One half shown.
Please note that this diagram is provided only for the understanding of logic operations and should not be used to
estimate propagation delays.
©1988 Fairchild Semiconductor Corporation
74AC109, 74ACT109 Rev. 1.5
2
www.fairchildsemi.com









No Preview Available !

74ACT109SC Даташит, Описание, Даташиты
Absolute Maximum Ratings
Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be
operable above the recommended operating conditions and stressing the parts to these levels is not recommended.
In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability.
The absolute maximum ratings are stress ratings only.
Symbol
Parameter
VCC
IIK
VI
IOK
VO
IO
ICC or IGND
TSTG
TJ
Supply Voltage
DC Input Diode Current
VI = –0.5V
VI = VCC + 0.5V
DC Input Voltage
DC Output Diode Current
VO = –0.5V
VO = VCC + 0.5V
DC Output Voltage
DC Output Source or Sink Current
DC VCC or Ground Current per Output Pin
Storage Temperature
Junction Temperature
Rating
–0.5V to +7.0V
–20mA
+20mA
–0.5V to VCC + 0.5V
–20mA
+20mA
–0.5V to VCC + 0.5V
±50mA
±50mA
–65°C to +150°C
140°C
Recommended Operating Conditions
The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended
operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not
recommend exceeding them or designing to absolute maximum ratings.
Symbol
VCC
VI
VO
TA
V / t
V / t
Parameter
Supply Voltage
AC
ACT
Input Voltage
Output Voltage
Operating Temperature
Minimum Input Edge Rate, AC Devices:
VIN from 30% to 70% of VCC, VCC @ 3.3V, 4.5V, 5.5V
Minimum Input Edge Rate, ACT Devices:
VIN from 0.8V to 2.0V, VCC @ 4.5V, 5.5V
Rating
2.0V to 6.0V
4.5V to 5.5V
0V to VCC
0V to VCC
–40°C to +85°C
125mV/ns
125mV/ns
©1988 Fairchild Semiconductor Corporation
74AC109, 74ACT109 Rev. 1.5
3
www.fairchildsemi.com










Скачать PDF:

[ 74ACT109SC.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
74ACT109SCDual JK Positive Edge-Triggered Flip-FlopFairchild Semiconductor
Fairchild Semiconductor

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск