DataSheet26.com

SC28L194A1A PDF даташит

Спецификация SC28L194A1A изготовлена ​​​​«NXP Semiconductors» и имеет функцию, называемую «Quad UART for 3.3V and 5V supply voltage».

Детали детали

Номер произв SC28L194A1A
Описание Quad UART for 3.3V and 5V supply voltage
Производители NXP Semiconductors
логотип NXP Semiconductors логотип 

30 Pages
scroll

No Preview Available !

SC28L194A1A Даташит, Описание, Даташиты
INTEGRATED CIRCUITS
SC28L194
Quad UART for 3.3V and 5V supply
voltage
Preliminary specification
Supersedes data of 1995 Dec 14
IC19 Data Handbook
1998 Sep 21
Philips
Semiconductors









No Preview Available !

SC28L194A1A Даташит, Описание, Даташиты
Philips Semiconductors
Quad UART for 3.3V and 5V supply voltage
Preliminary specification
SC28L194
DESCRIPTION
The Philips 28L194 Quad UART is a single chip CMOS-LSI
communications device that provides 4 full-duplex asynchronous
channels with significantly deeper 16 byte FIFOs, Automatic in-band
flow control using Xon/Xoff characters defined by the user and
address recognition in the Wake-up mode. Synchronous bus
interface is used for all communication between host and QUART. It
is fabricated in Philips state of the art CMOS technology that
combines the benefits of low cost, high density and low power
consumption.
The operating speed of each receiver and transmitter can be
selected independently from one of 22 fixed baud rates, a 16X clock
derived from one of two programmable baud rate counters or one of
three external 16X clocks (1 available at 1x clock rate). The baud
rate generator and counter can operate directly from a crystal or
from seven other external or internal clock inputs. The ability to
independently program the operating speed of the receiver and
transmitter makes the Quad UART particularly attractive for dual
speed full duplex channel applications such as clustered terminal
systems. The receivers and transmitters are buffered with FIFOs of
16 characters to minimize the potential for receiver overrun and to
reduce interrupt overhead. In addition, a handshaking capability and
in-band flow control are provided to disable a remote UART
transmitter when the receiver buffer is full or nearly so.
To minimize interrupt overhead an interrupt arbitration system is
included which reports the context of the interrupting UART via
direct access or through the modification of the interrupt vector. The
context of the interrupt is reported as channel number, type of
device interrupting (receiver COS etc.) and, for transmitters or
receivers, the fill level of the FIFO.
The Quad UART provides a power down mode in which the
oscillator is stopped but the register contents are maintained. This
results in reduced power consumption of several orders of
magnitudes. The Quad UART is fully TTL compatible when
operating from a single +5V or 3.3V power supply. Operation at 3.3V
or 5.0V is maintained with CMOS interface levels.
Uses
Statistical Multiplexers
Data Concentrators
– Packet-switching networks
– Process Control
– Building or Plant Control
– Laboratory data gathering
– ISDN front ends
– Computer Networks
– Point-of-Sale terminals
Automotive, cab and engine controls
Entertainment systems
– MIDDI keyboard control music systems
– Theater lighting control
Terminal Servers
– Computer-Printer/Plotter links
FEATURES
Single 3.3V and 5.0V power supply
Four Philips industry standard full duplex UART channels
Sixteen byte receiver FIFOs for each UART
Sixteen byte transmit FIFOs for each UART
In band flow control using programmable Xon/Xoff characters
Flow control using CTSN RTSN hardware handshaking
Automatic address detection in multi-drop mode
Three byte general purpose character recognition
Fast data bus, 15 ns data bus release time, 125 ns bus cycle time
Programmable interrupt priorities
Automatic identification of highest priority interrupt pending
Global interrupt and control registers ease setup and interrupt
handling
Vectored interrupts with programmable interrupt vector formats
– Interrupt vector modified with channel number
– Interrupt vector modified with channel number and channel type
– Interrupt vector not modified
IACKN and DACKN signal pins
Watch dog timer for each receiver (64 receive clock counts)
Programmable Data Formats:
– 5 to 8 data bits plus parity
– Odd, even force or no parity
– 1, 1.5 or 2 stop bits
Flexible baud rate selection for receivers and transmitters:
– 22 fixed rates; 50 - 230.4K baud or 100 to 460.8K baud
– Additional non-standard rates to 500K baud with internal
generators
– Two reload-counters provide additional programmable baud
rate generation
– External 1x or 16x clock inputs
– Simplified baud rate selection
1 MHz 1x and 16x data rates full duplex all channels.
Parity, framing and overrun error detection
False start bit detection
Line break detection and generation
Programmable channel mode
– Normal(full duplex)
– Diagnostic modes
automatic echo
local loop back
emote loop back
Four I/O ports per UART for modem controls, clocks, RTSN, I/O,
etc.
– All I/O ports equipped with “Change of State Detectors”
Two global inputs and two global outputs for general purpose I/O
Power down mode
On chip crystal oscillator, 2-8 MHz
TTL input levels. Outputs switch between full VCC and VSS
High speed CMOS technology
80-pin Low Profile Quad Flat Pack LQFP and 68-pin PLCC
1998 Sep 21
2









No Preview Available !

SC28L194A1A Даташит, Описание, Даташиты
Philips Semiconductors
Quad UART for 3.3V and 5V supply voltage
Preliminary specification
SC28L194
ORDERING CODE
PACKAGES
68-Pin Plastic Leaded Chip Carrier (PLCC)
80-Pin Plastic Low Profile Quad Flat Pack (LQFP)
VCC = 3.3V ±10%
Industrial
-40°C to +85°C
SC28L194A1A
SC28L194A1BE
VCC = 5V ±10%
Industrial
-40°C to +85°C
SC28L194A1A
SC28L194A1BE
DWG #
SOT188-3
SOT315-1
PIN CONFIGURATIONS
9
10
1 61
60
80
1
61
60
68-Pin PLCC
TOP VIEW
80-Pin LQFP
TOP VIEW
26
27
44
43
20
21
Figure 1. Pin Configurations
41
40
SD00544
PINOUT - 68 PIN PACKAGE
PINOUT - 80 PIN THIN PACKAGE
Pin Assignments
4 Vss_ic, 4 Vcc_i, 4 Vss_o, 2 Vcc_o, 2Vcc_c
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ1 Vss_ic
24 I/O0c
47 D1
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ2 Vcc_c
25 I/O1c
48 D2
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ3 Vcc_i
26 Vss_o
49 D3
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ4 W_RN
27 I/O2c
50 VCC_O
5 A0
28 I/O3c
51 D4
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ6 CEN
29 RxDc
52 D5
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ7 DACKN
30 TxDc
53 VSS_IC
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ8 I/O0a
31 RxDd
54 VCC_I
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ9 I/O1a
32 TxDd
55 D6
10 I/O2a
33 Vcc_c
56 D7
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ11 I/O3a
34 Vcc_i
57 IRQN
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ12 Vss_o
35 Vss_ic
58 IACKN
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ13 RxDa
36 RESETN
59 VSS_O
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ14 TxDa
37 Gin0
60 X1
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ15 I/O0b
38 Gin1
61 X2
16 I/O1b
39 I/O0d
62 A7
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ17 Vcc_o
40 I/O1d
63 A5
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ18 Vcc_i
41 I/O2d
64 A4
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ19 Vss_ic
42 Gout0
65 A3
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ20 I/O2b
43 I/O3d
66 A2
21 I/O3b
44 Gout1
67 A1
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ22 RxDb
45 Vss_o
68 SClk
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ23 TxDb
46 D0
Pin Assignments
4 Vss_ic, 4 Vcc_i, 4 Vss_o, 2 Vcc_o, 2Vcc_c
1 I/O1a
28 TxDd
54
2 I/O2a
29 Vcc_c
55
3 I/O3a
30 Vcc_i
56
4 Vss_o
31 Vss_ic
57
5 RxDa
32 RESETN 58
6 TxDa
33 Gin0
59
7 I/O0b
34 Gin1
60
8 I/O1b
35 I/O0d
61-62
9 Vcc_o
36 I/O1d
63
10 Vcc_i
37 I/O2d
64
11 Vss_ic
38 Gout0
65
12 I/O2b
39-41 nc
66
13 I/O3b
42 I/O3d
67
14 RxDb
43 Gout1
68
15 TxDb
44 Vss_o
69
16 I/O0c
45 D0
70
17 I/O1c
46 D1
71
18 Vss_o
47 D2
72
19 I/O2c
48 D3
73
20-23 nc
49 Vcc_o
74
24 I/O3c
50 D4
75
25 RxDc
51 D5
76
26 TxDc
52 Vss_ic
77
27 RxDd
53 Vcc_i
78-80
D6
D7
IRQN
IACKN
Vss_o
X1
X2
nc
A7
A5
A4
A3
A2
A1
SClk
Vss_ic
Vcc_c
Vcc_i
W_RN
A0
CEN
DACKN
I/O0a
nc
NOTE: The Vss-ic and Vcc_i are for input and noise sensitive circuits. Sclk signals in the range of 3 to 6 ns and within TTL input levels may
alter expected read or write functions. The Vss _o and Vcc _o pins are used for the high current drivers. De-coupling capacitors should be used
as close to the device power pins as possible. Address bit A6 is not used. See “Host Interface” section.
1998 Sep 21
3










Скачать PDF:

[ SC28L194A1A.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
SC28L194A1AQuad UART for 3.3V and 5V supply voltageNXP Semiconductors
NXP Semiconductors
SC28L194A1BEQuad UART for 3.3V and 5V supply voltageNXP Semiconductors
NXP Semiconductors

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск