|
|
PDF SAA7500 Data sheet ( Hoja de datos )
| Número de pieza | SAA7500 | |
| Descripción | Digital satellite radio broadcasting tuner decoder SAT-2 | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de SAA7500 (archivo pdf) en la parte inferior de esta página. Total 20 Páginas | ||
|
No Preview Available !
INTEGRATED CIRCUITS
DATA SHEET
SAA7500
Digital satellite radio broadcasting
tuner decoder (SAT-2)
Product specification
File under Integrated Circuits, IC01
September 1989
1 page  
Philips Semiconductors
Digital satellite radio broadcasting tuner
decoder (SAT-2)
Product specification
SAA7500
Pin functions
(1) = CMOS level input. (2) = TTL level input. (3) = CMOS level input with pull down resistor.
PIN NO.
MNEMONIC
DESCRIPTION
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24-33
34
35-40
41
42
43
44
45
46
47
48
LZA I(3) phase adjustment for the internal clock.
LZB I(3) phase adjustment for the internal clock.
LZC I(3) phase adjustment for the internal clock.
STO
I(3) control input for testing.
T20N
I(1) 20.48 MHz clock input from voltage controlled oscillator (VCX).
LZD I(3) control input for testing.
LZE I(3) control input for testing.
PHD
O phase control signal for VCX.
LZF I(3) control input for testing.
KUS
O test output (A’B’ swap).
SYLN O synchronization indication flag.
PD I(2) programme number input selector (MSB).
PC I(2) programme number input selector.
PB I(2) programme number input selector.
PA I(2) programme number input selector (LSB).
UPMU I(2) mute input (controlled by microcomputer).
INTR O interrupt flag for microcomputer.
TUP
O programme type interface (clock).
PAUP O
programme type interface (data).
R32 O multiplex control signal for right channel.
L32 O multiplex control signal for left channel.
DWCA I(3) DA-converter mode select input.
DWCB I(3) DA-converter mode select input.
B16-7 O
audio data for parallel interface, bits 16 (LSB) to 7.
VSS1 I ground (supply).
B6-1
O audio data for parallel interface, bits 6 to 1 (MSB).
OOSC O
4.096 MHz clock output.
ACM
O concealment flag (for SAA7220P/C).
AWD O audio data (for SAA7220P/C).
AWT
O bit clock (for SAA7220P/C).
AWR O word select signal (for SAA7220P/C).
AMUN O
mute signal (for SAA7220P/C).
DIC O data output for testing.
DIE O data output for testing.
September 1989
5
5 Page 
Philips Semiconductors
Digital satellite radio broadcasting tuner
decoder (SAT-2)
Product specification
SAA7500
RATINGS
Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)
PARAMETER
Supply voltage range
Input voltage range(1)
Input current
Output current
Supply current in VSS
Supply current in VDD
Total power dissipation
Operating ambient temperature range
Storage temperature range
SYMBOL
VDD
VI
II
IO
ISS
IDD
Ptot
Tamb
Tstg
MIN.
−0.5
−0.5
−
−
−
−
−
−25
−55
Note
1. VDD + 0.5 must not exceed 7.0 V.
MAX.
7.0
VDD+0.5
± 10
± 10
28
28
500
+85
+150
UNIT
V
V
mA
mA
mA
mA
mW
°C
°C
HANDLING
Inputs and outputs are protected against electrostatic charge in normal handling, however, to be totally safe it is desirable
to take normal precautions appropriate to handling MOS devices (see Handling MOS Devices).
The PLCC-68 package can only be guaranteed with soldering temperatures up to a maximum of 235 °C.
September 1989
11
11 Page | ||
| Páginas | Total 20 Páginas | |
| PDF Descargar | [ Datasheet SAA7500.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| SAA7500 | Digital satellite radio broadcasting tuner decoder SAT-2 | NXP Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |