DataSheet26.com

W132 PDF даташит

Спецификация W132 изготовлена ​​​​«Cypress Semiconductor» и имеет функцию, называемую «Spread Aware/ Ten/Eleven Output Zero Delay Buffer».

Детали детали

Номер произв W132
Описание Spread Aware/ Ten/Eleven Output Zero Delay Buffer
Производители Cypress Semiconductor
логотип Cypress Semiconductor логотип 

5 Pages
scroll

No Preview Available !

W132 Даташит, Описание, Даташиты
W132
Spread Aware™, Ten/Eleven Output Zero Delay Buffer
Features
• Spread Aware™—designed to work with SSFTG refer-
ence signals
• Well suited to both 100- and 133-MHz designs
• Ten (-09B) or Eleven (-10B) LVCMOS/LVTTL outputs
• Single output enable pin for -10 version, dual pins on
-09 devices allow shutting down a portion of the out-
puts.
• 3.3V power supply
• On board 25damping resistors
• Available in 24-pin TSSOP package
Block Diagram
Key Specifications
Operating Voltage: ................................................ 3.3V±10%
Operating Range: ........................25 MHz < fOUT < 140 MHz
Cycle-to-Cycle Jitter: ................................................<150 ps
Output to Output Skew: ............................................<100 ps
Phase Error Jitter: .....................................................<125 ps
Pin Configurations
FBIN
CLK
PLL
OE0:4
OE
OE5:8
FBOUT
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
Q8
Q9
configuration of these blocks dependent upon specific option being used
AGND
VDD
Q0
Q1
Q2
GND
GND
Q3
Q4
VDD
OE
FBOUT
1
2
3
4
5
6
7
8
9
10
11
12
AGND
VDD
Q0
Q1
Q2
GND
GND
Q3
Q4
VDD
OE0:4
FBOUT
1
2
3
4
5
6
7
8
9
10
11
12
24 CLK
23 AVDD
22 VDD
21 Q9
20 Q8
19 GND
18 GND
17 Q7
16 Q6
15 Q5
14 VDD
13 FBIN
24 CLK
23 AVDD
22 VDD
21 Q8
20 Q7
19 GND
18 GND
17 Q6
16 Q5
15 VDD
14 OE5:8
13 FBIN
Spread Aware is a trademark of Cypress Semiconductor Corporation.
Cypress Semiconductor Corporation • 3901 North First Street • San Jose • CA 95134 • 408-943-2600
December 3, 1999, rev. **.1









No Preview Available !

W132 Даташит, Описание, Даташиты
W132
Pin Definitions
Pin
Name
Pin No.
(-09B)
CLK 24
FBIN
13
Q0:8
Q9
3, 4, 5, 8,
9, 16, 17,
20, 21
n/a
FBOUT
12
AVDD
23
AGND
VDD
GND
OE
1
2, 10, 15,
22
6, 7, 18,
19
n/a
OE0:4
11
OE5:8
14
Pin No.
(-10B)
24
13
3, 4, 5, 8,
9, 15, 16,
17, 20
21
12
23
1
2, 10, 14,
22
6, 7, 18,
19
11
n/a
n/a
Pin
Type
I
I
O
O
O
P
G
P
G
I
I
I
Pin Description
Reference Input: Output signals Q0:9 will be synchronized to this signal.
Feedback Input: This input must be fed by one of the outputs (typically FBOUT)
to ensure proper functionality. If the trace between FBIN and FBOUT is equal in
length to the traces between the outputs and the signal destinations, then the
signals received at the destinations will be synchronized to the CLK signal input.
Integrated Series Resistor Outputs: The frequency and phase of the signals
provided by these pins will be equal to the reference signal if properly laid out.
Each output has a 25series damping resistor integrated.
Integrated Series Resistor Output: The frequency and phase of the signal
provided by this pin will be equal to the reference signal if properly laid out. This
output has a 25series damping resistor integrated.
Feedback Output: This output has a 25series resistor integrated on chip.
Typically it is connected directly to the FBIN input with a trace equal in length to
the traces between outputs Q0:9 and the destination points of these output
signals.
Analog Power Connection: Connect to 3.3V. Use ferrite beads to help reduce
noise for optimal jitter performance.
Analog Ground Connection: Connect to common system ground plane.
Power Connections: Connect to 3.3V. Use ferrite beads to help reduce noise
for optimal jitter performance.
Ground Connections: Connect to common system ground plane.
Output Enable Input: Tie to VDD (HIGH, 1) for normal operation. when brought
to GND (LOW, 0) all outputs are disabled to a LOW state.
Output Enable Input: Tie to VDD (HIGH, 1) for normal operation. when brought
to GND (LOW, 0) outputs Q0:4 are disabled to a LOW state.
Output Enable Input: Tie to VDD (HIGH, 1) for normal operation. when brought
to GND (LOW, 0) outputs Q5:8 are disabled to a LOW state.
Overview
The W132 is a PLL-based clock driver designed for use in dual
inline memory modules. The clock driver has output frequen-
cies of up to 133 MHz and output to output skews of less than
250 ps. The W132 provides minimum cycle-to-cycle and long
term jitter, which is of significant importance to meet the tight
input-to-input skew budget in DIMM applications.
The current generation of 256 and 512 megabyte memory
modules needs to support 100-MHz clocking speeds. Espe-
cially for cards configured in 16x4 or 8x8 format, the clock sig-
nal provided from the motherboard is generally not strong
enough to meet all the requirements of the memory and logic
on the DIMM. The W132 takes in the signal from the mother-
board and buffers out clock signals with enough drive to sup-
port all the DIMM board clocking needs. The W132 is also
designed to meet the needs of new PC133 SDRAM designs,
operating to 133 MHz.
The W132 was specifically designed to accept SSFTG signals
currently being used in motherboard designs to reduce EMI.
Zero delay buffers which are not designed to pass this feature
through may cause skewing failures.
Output enable pins allow for shutdown of output when they are
not being used. This reduces EMI and power consumption.
2









No Preview Available !

W132 Даташит, Описание, Даташиты
W132
VDD
VDD
0.1µF
0.1µF
1 AGND
2 VDD
3 Q0
4 Q1
5 Q2
6 GND
7 GND
8 Q3
9 Q4
10 VDD
11 OE
12 FBOUT
GND 24
AVDD 23
VDD 22
0.1µF
Q9 21
Q8 20
GND 19
GND 18
Q7 17
Q6 16
Q5 15
VDD 14
FBIN 13
10µF
FB
0.1µF
10µF
FB
VDD
3.3V
0.1µF
VDD
Figure 1. Schematic
Spread Aware
Many systems being designed now utilize a technology called
Spread Spectrum Frequency Timing Generation. Cypress has
been one of the pioneers of SSFTG development, and we de-
signed this product so as not to filter off the Spread Spectrum
feature of the Reference input, assuming it exists. When a zero
delay buffer is not designed to pass the SS feature through,
the result is a significant amount of tracking skew which may
cause problems in systems requiring synchronization.
For more details on Spread Spectrum timing technology,
please see the Cypress application note titled, EMI Suppres-
sion Techniques with Spread Spectrum Frequency Timing
Generator (SSFTG) ICs.
How to Implement Zero Delay
Typically, zero delay buffers (ZDBs) are used because a de-
signer wants to provide multiple copies of a clock signal in
phase with each other. The whole concept behind ZDBs is that
the signals at the destination chips are all going HIGH at the
same time as the input to the ZDB. In order to achieve this,
layout must compensate for trace length between the ZDB and
the target devices. The method of compensation is described
below.
External feedback is the trait that allows for this compensation.
The PLL on the ZDB will cause the feedback signal to be in
phase with the reference signal. When laying out the board,
match the trace lengths between the output being used for
feed back and the FBIN input to the PLL.
If it is desirable to either add a little delay, or slightly precede
the input signal, this may also be affected by either making the
trace to the FBIN pin a little shorter or a little longer than the
traces to the devices being clocked.
Inserting Other Devices in Feedback Path
Another nice feature available due to the external feedback is
the ability to synchronize signals up to the signal coming from
some other device. This implementation can be applied to any
device (ASIC, multiple output clock buffer/driver, etc.) which is
put into the feedback path.
Referring to Figure 2, if the traces between the ASIC/buffer
and the destination of the clock signal(s) (A) are equal in length
to the trace between the buffer and the FBIN pin, the signals
at the destination(s) device will be driven high at the same time
the Reference clock provided to the ZDB goes high. Synchro-
nizing the other outputs of the ZDB to the outputs form the
ASIC/Buffer is more complex however, as any propagation de-
lay in the ASIC/Buffer must be accounted for.
Reference
Signal
Feedback
Input
Zero
Delay
Buffer
ASIC/
Buffer
A
Figure 2. 6 Output Buffer in the Feedback Path
3










Скачать PDF:

[ W132.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
W130Spread Spectrum Desktop/Notebook System ClockCypress Semiconductor
Cypress Semiconductor
W13009STW13009STMicroelectronics
STMicroelectronics
W130LSensickSick
Sick
W132Spread Aware/ Ten/Eleven Output Zero Delay BufferCypress Semiconductor
Cypress Semiconductor

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск