DataSheet26.com

W152 PDF даташит

Спецификация W152 изготовлена ​​​​«Cypress Semiconductor» и имеет функцию, называемую «Spread Aware/ Eight Output Zero Delay Buffer».

Детали детали

Номер произв W152
Описание Spread Aware/ Eight Output Zero Delay Buffer
Производители Cypress Semiconductor
логотип Cypress Semiconductor логотип 

7 Pages
scroll

No Preview Available !

W152 Даташит, Описание, Даташиты
W152
Spread Aware™, Eight Output Zero Delay Buffer
Features
• Spread Aware™—designed to work with SSFTG
reference signals
• Two banks of four outputs each
• Configuration options to halve, double, or quadruple
the reference frequency refer to Table 1 to determine
the specific option which meets your multiplication
needs
• Outputs may be three-stated
• Available in 16-pin SOIC package
• Extra strength output drive available (-11/-12 versions)
• Contact factory for availability information on 16-pin
TSSOP
Key Specifications
Operating Voltage: ............................................... 3.3V±10%
Operating Range: .................... 15 MHz < fOUTQA < 140 MHz
Cycle-to-Cycle Jitter: (Refer to Figure 3) .................... 225 ps
Cycle-to-Cycle Jitter: Frequency Range
25 to140 MHz ......................................................... 125 ps
Output to Output Skew: Between Banks ..................... 215 ps
Output to Output Skew: Within Banks
(Refer to Figure 4) ...................................................100 ps
Total Timing Budget Impact: ........................................ 555 ps
Max. Phase Error Variation: ......................................±225 ps
Tracking Skew:...........................................................±130 ps
Table 1. Configuration Options
Device
W152-1/11[1]
W152-2/12[2]
W152-2/12[2]
Feedback Signal
QA0:3 or QB0:3
QA0:3
QB0:3
QA0:3
REFx1
REFx1
REFx2
W152-3
QA0:3
REFx2
W152-3
QB0:3
REFx4
W152-4
QA0:3 or QB0:3 REFx2
Notes:
1. W152-11 has stronger output drive than the W152-1.
2. W152-12 has stronger output drive than the W152-2.
QB0:3
REFx1
REF/2
REFx1
REFx1
REFx2
REFx2
Block Diagram
Pin Configuration
FBIN
REF
(present on the -3 and -4 only)
÷2
PLL
MUX
SEL0
SEL1
÷2
(present on the -2, -12, and -3 only)
QA0
QA1
QA2
QA3
QB0
QB1
QB2
QB3
REF
QA0
QA1
VDD
GND
QB0
QB1
SEL1
1
2
3
4
5
6
7
8
16 FBIN
15 QA3
14 QA2
13 VDD
12 GND
11 QB3
10 QB2
9 SEL0
Spread Aware is a trademark of Cypress Semiconductor Corporation.
Cypress Semiconductor Corporation • 3901 North First Street • San Jose • CA 95134 • 408-943-2600
June 14, 2000, rev. *B









No Preview Available !

W152 Даташит, Описание, Даташиты
W152
Pin Definitions
Pin Name
REF
Pin No.
1
FBIN
16
QA0:3
QB0:3
VDD
GND
SEL0:1
2, 3, 14, 15
6, 7, 10, 11
4, 13
5, 12
9, 8
Pin
Type
I
I
O
O
P
G
I
Pin Description
Reference Input: The output signals QA0:3 through QB0:3 will be synchronized to
this signal unless the device is programmed to bypass the PLL.
Feedback Input: When programmed to zero delay buffer mode, this input must be
fed by one of the outputs (QA0:3 or QB0:3) to ensure proper functionality. If the trace
between FBIN and the output pin being used for feedback is equal in length to the
traces between the outputs and the signal destinations, then the signals received at
the destinations will be synchronized to the REF signal input.
Outputs from Bank A: The frequency of the signals provided by these pins is deter-
mined by the feedback signal connected to FBIN, and the specific W152 option being
used. See Table 2.
Outputs from Bank B: The frequency of the signals provided by these pins is deter-
mined by the feedback signal connected to FBIN, and the specific W152 option being
used. See Table 2.
Power Connections: Connect to 3.3V. Use ferrite beads to help reduce noise for
optimal jitter performance.
Ground Connections: Connect all grounds to the common system ground plane.
Function Select Inputs: Tie to VDD (HIGH, 1) or GND (LOW, 0) as desired per
Table 2.
Overview
Functional Description
The W152 products are eight-output zero delay buffers. A
Phase-Locked Loop (PLL) is used to take a time-varying signal
and provide eight copies of that same signal out. The external
feedback to the PLL provides outputs in phase with the refer-
ence inputs.
Internal dividers exist in some options allowing the user to get
a simple multiple (/2, x2, x4) of the reference input, for details
see Table 1. Because the outputs are separated into two
banks, it is possible to provide some combination of these mul-
tiples at the same time.
Spread Aware
Many systems being designed now utilize a technology called
Spread Spectrum Frequency Timing Generation. Cypress has
been one of the pioneers of SSFTG development, and we de-
signed this product so as not to filter off the Spread Spectrum
feature of the Reference input, assuming it exists. When a zero
delay buffer is not designed to pass the SS feature through,
the result is a significant amount of tracking skew which may
cause problems in systems requiring synchronization.
For more details on Spread Spectrum timing technology,
please see the Cypress application note titled, EMI Suppres-
sion Techniques with Spread Spectrum Frequency Timing
Generator (SSFTG) ICs.
Logic inputs provide the user the ability to turn off one or both
banks of clocks when not in use, as described in Table 2. Dis-
abling a bank of unused outputs will reduce jitter and power
consumption, and will also reduce the amount of EMI generat-
ed by the W152.
These same inputs allow the user to bypass the PLL entirely if
so desired. When this is done, the device no longer acts as a
zero delay buffer, it simply reverts to a standard eight-output
clock driver.
The W152 PLL enters an auto power-down mode when there
are no rising edges on the REF input. In this mode, all outputs
are three-stated and the PLL is turned off.
Table 2. Input Logic
SEL1 SEL0 QA0:3
QB0:3
PLL
0 0 Three-State Three-State Shutdown
0 1 Active Three-State Active, Utilized
1 0 Active
Active
Shutdown,
Bypassed
1 1 Active
Active Active, Utilized
2









No Preview Available !

W152 Даташит, Описание, Даташиты
W152
1 Ref In
FB In 16
See Note 3
VDD
0.1 µF
2 QA0
QA3 15
3 QA1
QA2 14
4 Power
Power 13
5 Ground Ground 12
VDD
0.1 µF 10 µF
Ferrite
Bead
3.3V
Supply
6 QB0
QB3 11
7 QB1
QB2 10
VDD or GND (for desired operation mode)
8 SEL1
SEL0 9
Figure 1. Schematic[3]
VDD or GND (for desired operation mode)
Note:
3. Pin 16 needs to be connected to one of the outputs from either bank A or bank B, it should not be connected to both. Pins 2 and 10 are shown here as
examples. None of the outputs should be considered aas preferred for the feedback path.
How to Implement Zero Delay
Typically, zero delay buffers (ZDBs) are used because a de-
signer wants to provide multiple copies of a clock signal in
phase with each other. The whole concept behind ZDBs is that
the signals at the destination chips are all going HIGH at the
same time as the input to the ZDB. In order to achieve this,
layout must compensate for trace length between the ZDB and
the target devices. The method of compensation is described
below.
External feedback is the trait that allows for this compensation.
The PLL on the ZDB will cause the feedback signal to be in
phase with the reference signal. When laying out the board,
match the trace lengths between the output being used for
feedback and the FBIN input to the PLL.
If it is desirable to either add a little delay, or slightly precede
the input signal, this may also be affected by either making the
trace to the FBIN pin a little shorter or a little longer than the
traces to the devices being clocked.
Inserting Other Devices in Feedback Path
Another nice feature available due to the external feedback is
the ability to synchronize signals up to the signal coming from
some other device. This implementation can be applied to any
device (ASIC, multiple output clock buffer/driver, etc.) which is
put into the feedback path.
Referring to Figure 2, if the traces between the ASIC/buffer
and the destination of the clock signal(s) (A) are equal in length
to the trace between the buffer and the FBIN pin, the signals
at the destination(s) device will be driven HIGH at the same
time the Reference clock provided to the ZDB goes HIGH.
Synchronizing the other outputs of the ZDB to the outputs form
the ASIC/Buffer is more complex however, as any propagation
delay in the ASIC/Buffer must be accounted for.
Reference
Signal
Feedback
Input
Zero
Delay
Buffer
ASIC/
Buffer
A
Figure 2. 6 Output Buffer in the Feedback Path
3










Скачать PDF:

[ W152.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
W1515 Watt - Single Output Regulated Power SuppliesETC
ETC
W150440BX AGPset Spread Spectrum Frequency SynthesizerCypress Semiconductor
Cypress Semiconductor
W1505Precision Thin Film Chip ResistorsTT electronics
TT electronics
W150NF55 STW150NF55STMicroelectronics
STMicroelectronics

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск