DataSheet26.com

C5001 PDF даташит

Спецификация C5001 изготовлена ​​​​«International» и имеет функцию, называемую «Low Skew Muliple Frequency PCI Clock Generator with EMI Reducing SSCG».

Детали детали

Номер произв C5001
Описание Low Skew Muliple Frequency PCI Clock Generator with EMI Reducing SSCG
Производители International
логотип International логотип 

13 Pages
scroll

No Preview Available !

C5001 Даташит, Описание, Даташиты
C5001
Low Skew Multiple Frequency PCI Clock Generator with EMI Reducing SSCG.
Approved Product
Product Features
S Produces PCI output clocks that are individually
selectable for 33.3 or 66.6 MHz under I2C or
strapping control.
S Separate output buffer power supply for reduced
noise, crosstalk and jitter.
S input clock frequency standard 14.31818 MHz
S Output clocks frequency individually selectable via
I2C or hardware bi-directional pin strapping.
S SSCG EMI reduction at 1.0% width
S Individual clock disables via I2C control
S All output clocks skewed within a 500 pS window
S Cycle to Cycle jitter ± 250 pS
S Output duty cycle is automatically 50% (±10%)
adjusted
S Clock feed through mode and OE pins for logic
testing
S Glitchless clock enabling and disabling transitions
S 28-pin TSSOP or SSOP package
Block Diagram
XIN
XOUT
Reference
Oscillator
÷1 ÷2
÷1 ÷2
M
U REF-
X CLK0/S0
CLK1/S1
PLL
÷1 ÷2
÷1 ÷2
CLK2/S2
CLK3/S3
÷1 ÷2
CLK4/S4
÷1 ÷2
CLK5/S5
÷1 ÷2
CLK6/S6
÷1 ÷2
CLK7/S7
÷1 ÷2
CLK8/S8
Output Enable logic Functionality Table
OE CLK(0:9)
PLL
1 (HIGH)
Enabled
Running
0 (LOW)
Tri State
Running
Pin Configuration
VDD
XIN
XOUT
VSS
OE
SCLK
SDATA
VSS
VSS
CLK9/S9
CLK8/S8
VDD5
VSS
CLK7/S7
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28 VDD1
27 REF-CLK0/S0
26 CLK1/S1
25 VSS
24 VDD2
23 CLK2/S2
22 CLK3/S3
21 VSS
20 VDD3
19 CLK4/S4
18 CLK5/S5
17 VSS
16. VDD4
15 CLK6/S6
OE
SDATA
SCLK
I2C
LOGIC
÷1 ÷2
÷4, ÷8
CLK9/S9
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.
MILPITAS, CA 95035. TEL: 408-263-6300. FAX 408-263-6571
Rev. 2.1
6/14/1999
Page 1 of 13









No Preview Available !

C5001 Даташит, Описание, Даташиты
C5001
Low Skew Multiple Frequency PCI Clock Generator with EMI Reducing SSCG.
Approved Product
Pin Description
Pin Number
2
Pin Name
XIN
3 XOUT
1 VDDA
5
12, 16, 20, 24, 28
6
7
27
26
23
22
19
18
15
14
11
10
4, 8, 9, 13, 17, 21,
25
1
28
24
20
16
12
OE
VDD
SDATA
SCLK
REF-
CLK0/S0
CLK1/S1
CLK2/S2
CLK3/S3
CLK4/S4
CLK5/S5
CLK6/S6
CLK7/S7
CLK8/S8
CLK9/S9
VSS
VDD
VDD1
VDD2
VDD3
VDD4
VDD5
PWR
VDDA
VDDA
-
-
-
VDDA
VDDA
VDD1
VDD1
VDD2
VDD2
VDD3
VDD3
VDD4
VDD4
VDD5
VDD5
-
-
-
-
-
-
-
I/O
I
O
PWR
I
PWR
I/O
O
O
Description
This pin is the connection point for the devices Loop
reference frequency. This may be either a CMOS 3.3 volt
reference clock or the output of an external crystal. A
nominal 14.31818 MHz frequency must be supplied to
obtain the frequencies listed on this data sheet
This pin the devices output drive that is to be used when
an external crystal is used. In this configuration the device
provides the analog gain function of a crystal oscillator.
When the device is being supplied with an external
reference frequency, this pin is left disconnected.
This pin is the power supply source for the internal PLL
circuitry and core control logic. It should be bypassed
separately from all other device VDD supply pins.
Output Enable. See logic table on page 1 for functionality
Logic power for All buffers
I2C Serial data pin
I2C serial interface clock pin
O
O
O
O
O
O
O
O
O
PWR
Individual output clocks and power up divisor select pins.
Each of these pins is both a clock output pin and, at
power up, a temporary input pin. When they act as an
input pin they set the initial output frequency of the device
to either the input frequency or half of the input frequency.
Subsequently, the divisor may be changed or disabled via
the device’s I2C register bits. Reference clock and its
programmable input value are saved internally for when it
PCI clock function is selected.
Ground pins for the chip.
PWR
PWR
PWR
PWR
PWR
PWR
Power for core logic
Power for CLK1 and CLK2 output buffers
Power for CLK3 and CLK4 output buffers
Power for CLK5 and CLK6 output buffers
Power for CLK7 and CLK8 output buffers
Power for CLK9 and CLK10 output buffers
A bypass capacitor (0.1 mF) should be placed as close as possible to each Vdd pin.
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.
MILPITAS, CA 95035. TEL: 408-263-6300. FAX 408-263-6571
Rev.2.1
6/14/1999
Page 2 of 13









No Preview Available !

C5001 Даташит, Описание, Даташиты
C5001
Low Skew Multiple Frequency PCI Clock Generator with EMI Reducing SSCG.
Approved Product
Spectrum Spread Clocking
Down Spread
With Spectrum Spread
Without Spectrum Spread
Amplitude
(dB)
Spectrum Analysis
Frequency (MHz)
Spectrum Spreading Selection Table
Unspread
Frequency in MHz
Down Spreading
Desired (actual)
33.3 (xx.x)
66.6 (xx.x)
F Min
(MHz)
33.00
66.00
F Center
(MHz)
33.16
66.33
F Max
(MHz)
33.3
66.6
Spread
(%)
+0 -1.00%
+0 -1.00%
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.
MILPITAS, CA 95035. TEL: 408-263-6300. FAX 408-263-6571
Rev.2.1
6/14/1999
Page 3 of 13










Скачать PDF:

[ C5001.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
C5000NPN Transistor - 2SC5000Toshiba Semiconductor
Toshiba Semiconductor
C5001Low Skew Muliple Frequency PCI Clock Generator with EMI Reducing SSCGInternational
International
C5002Low Skew Muliple Frequency PCI Clock Generator with EMI Reducing SSCGInternational
International
C5002NPN Transistor - 2SC5002Sanken electric
Sanken electric

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск