74HCT273 PDF даташит
Спецификация 74HCT273 изготовлена «Philips» и имеет функцию, называемую «Octal D-type flip-flop with reset; positive-edge trigger». |
|
Детали детали
Номер произв | 74HCT273 |
Описание | Octal D-type flip-flop with reset; positive-edge trigger |
Производители | Philips |
логотип |
8 Pages
No Preview Available ! |
INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
• The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
• The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
• The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT273
Octal D-type flip-flop with reset;
positive-edge trigger
Product specification
File under Integrated Circuits, IC06
September 1993
No Preview Available ! |
Philips Semiconductors
Octal D-type flip-flop with reset;
positive-edge trigger
Product specification
74HC/HCT273
FEATURES
• Ideal buffer for MOS microprocessor or memory
• Common clock and master reset
• Eight positive edge-triggered D-type flip-flops
• See “377” for clock enable version
• See “373” for transparent latch version
• See “374” for 3-state version
• Output capability; standard
• ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT273 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT273 have eight edge-triggered, D-type
flip-flops with individual D inputs and Q outputs. The
common clock (CP) and master reset (MR) inputs load and
reset (clear) all flip-flops simultaneously.
The state of each D input, one set-up time before the
LOW-to-HIGH clock transition, is transferred to the
corresponding output (Qn) of the flip-flop.
All outputs will be forced LOW independently of clock or
data inputs by a LOW voltage level on the MR input.
The device is useful for applications where the true output
only is required and the clock and master reset are
common to all storage elements.
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns
SYMBOL PARAMETER
CONDITIONS
tPHL/ tPLH
fmax
CI
CPD
propagation delay
CP to Qn
MR to Qn
maximum clock frequency
input capacitance
power dissipation capacitance per flip-flop
CL = 15 pF; VCC = 5 V
notes 1 and 2
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW):
PD = CPD × VCC2 × fi + ∑ (CL × VCC2 × fo) where:
fi = input frequency in MHz
fo = output frequency in MHz
∑ (CL × VCC2 × fo) = sum of outputs
CL = output load capacitance in pF
VCC = supply voltage in V
2. For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC − 1.5 V
TYPICAL
UNIT
HC HCT
15 15 ns
15 20 ns
66 36 MHz
3.5 3.5 pF
20 23 pF
ORDERING INFORMATION
See “74HC/HCT/HCU/HCMOS Logic Package Information”.
September 1993
2
No Preview Available ! |
Philips Semiconductors
Octal D-type flip-flop with reset;
positive-edge trigger
PIN DESCRIPTION
PIN NO.
1
2, 5, 6, 9, 12, 15, 16, 19
3, 4, 7, 8, 13, 14, 17, 18
10
11
20
SYMBOL
MR
Q0 to Q7
D0 to D7
GND
CP
VCC
Product specification
74HC/HCT273
NAME AND FUNCTION
master reset input (active LOW)
flip-flop outputs
data inputs
ground (0 V)
clock input (LOW-to-HIGH, edge-triggered)
positive supply voltage
Fig.1 Pin configuration.
Fig.2 Logic symbol.
Fig.3 IEC logic symbol.
September 1993
3
Скачать PDF:
[ 74HCT273.PDF Даташит ]
Номер в каталоге | Описание | Производители |
74HCT27 | Triple 3-input NOR gate | Philips |
74HCT27 | Triple 3-input NOR gate | NXP Semiconductors |
74HCT273 | Octal D-type flip-flop | NXP Semiconductors |
74HCT273 | Octal D-type flip-flop with reset; positive-edge trigger | Philips |
Номер в каталоге | Описание | Производители |
TL431 | 100 мА, регулируемый прецизионный шунтирующий регулятор |
Unisonic Technologies |
IRF840 | 8 А, 500 В, N-канальный МОП-транзистор |
Vishay |
LM317 | Линейный стабилизатор напряжения, 1,5 А |
STMicroelectronics |
DataSheet26.com | 2020 | Контакты | Поиск |