|
|
PDF 74LS12 Data sheet ( Hoja de datos )
| Número de pieza | 74LS12 | |
| Descripción | LOW POWER SCHOTTKY | |
| Fabricantes | ON Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de 74LS12 (archivo pdf) en la parte inferior de esta página. Total 12 Páginas | ||
|
No Preview Available !
SN74LS122 SN74LS123
Retriggerable Monostable
Multivibrators
These dc triggered multivibrators feature pulse width control by
three methods. The basic pulse width is programmed by selection of
external resistance and capacitance values. The LS122 has an internal
timing resistor that allows the circuits to be used with only an external
capacitor. Once triggered, the basic pulse width may be extended by
retriggering the gated low-level-active (A) or high-level-active (B)
inputs, or be reduced by use of the overriding clear.
• Overriding Clear Terminates Output Pulse
• Compensated for VCC and Temperature Variations
• DC Triggered from Active-High or Active-Low Gated Logic Inputs
• Retriggerable for Very Long Output Pulses, up to 100% Duty Cycle
• Internal Timing Resistors on LS122
GUARANTEED OPERATING RANGES
Symbol
Parameter
Min
VCC Supply Voltage
TA Operating Ambient
Temperature Range
4.75
0
IOH
IOL
Rext
Cext
Rext/Cext
Output Current – High
Output Current – Low
External Timing Resistance
External Capacitance
Wiring Capacitance at
Rext/Cext Terminal
5.0
Typ Max
5.0 5.25
25 70
– 0.4
8.0
260
No Restriction
50
Unit
V
°C
mA
mA
kW
pF
http://onsemi.com
LOW POWER SCHOTTKY
14
1
PLASTIC
N SUFFIX
CASE 646
14
1
SOIC
D SUFFIX
CASE 751A
16
1
PLASTIC
N SUFFIX
CASE 648
© Semiconductor Components Industries, LLC, 1999
December, 1999 – Rev. 6
16
1
SOIC
D SUFFIX
CASE 751B
ORDERING INFORMATION
Device
Package
Shipping
SN74LS122N 14 Pin DIP 2000 Units/Box
SN74LS122D
14 Pin
2500/Tape & Reel
SN74LS123N 16 Pin DIP 2000 Units/Box
SN74LS123D
16 Pin
2500/Tape & Reel
1 Publication Order Number:
SN74LS122/D
1 page  
SN74LS122 SN74LS123
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits
Symbol
Parameter
Min Typ Max Unit
Test Conditions
VIH Input HIGH Voltage
2.0
V
Guaranteed Input HIGH Voltage for
All Inputs
VIL Input LOW Voltage
0.8
V
Guaranteed Input LOW Voltage for
All Inputs
VIK Input Clamp Diode Voltage
VOH Output HIGH Voltage
– 0.65
– 1.5
2.7 3.5
V
V
VOL Output LOW Voltage
0.25 0.4
0.35 0.5
V
V
IIH Input HIGH Current
20 µA
0.1 mA
IIL Input LOW Current
– 0.4
mA
IOS Short Circuit Current (Note 1)
– 20
–100
mA
ICC Power Supply Current
LS122
LS123
11
mA
20
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
VCC = MIN, IIN = – 18 mA
VCC = MIN, IOH = MAX, VIN = VIH
or VIL per Truth Table
IOL = 4.0 mA
IOL = 8.0 mA
VCC = VCC MIN,
VIN = VIL or VIH
per Truth Table
VCC = MAX, VIN = 2.7 V
VCC = MAX, VIN = 7.0 V
VCC = MAX, VIN = 0.4 V
VCC = MAX
VCC = MAX
AC CHARACTERISTICS (TA = 25°C, VCC = 5.0 V)
Symbol
tPLH
tPHL
Parameter
Propagation Delay, A to Q
Propagation Delay, A to Q
tPLH Propagation Delay, B to Q
tPHL Propagation Delay, B to Q
tPLH
tPHL
tW min
tWQ
Propagation Delay, Clear to Q
Propagation Delay, Clear to Q
A or B to Q
A to B to Q
Min
4.0
Limits
Typ
23
32
23
34
28
20
116
4.5
Max
33
45
44
56
45
27
200
5.0
Unit
ns
ns
ns
ns
µs
Test Conditions
Cext = 0
CL = 15 pF
Rext = 5.0 kΩ
RL = 2.0 kΩ
Cext = 1000 pF, Rext = 10 kΩ,
CL = 15 pF, RL = 2.0 kΩ
AC SETUP REQUIREMENTS (TA = 25°C, VCC = 5.0 V)
Symbol
tW
Parameter
Pulse Width
Min
40
Limits
Typ
Max
Unit
ns
Test Conditions
http://onsemi.com
5
5 Page 
SN74LS122 SN74LS123
PACKAGE DIMENSIONS
–A–
16
1
H
G
N SUFFIX
PLASTIC PACKAGE
CASE 648–08
ISSUE R
9
B
8
FC
S
L
–T–
SEATING
PLANE
KJ
D 16 PL
0.25 (0.010) M T A M
M
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEADS WHEN
FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL.
INCHES
MILLIMETERS
DIM MIN MAX MIN MAX
A 0.740 0.770 18.80 19.55
B 0.250 0.270 6.35 6.85
C 0.145 0.175 3.69 4.44
D 0.015 0.021 0.39 0.53
F 0.040 0.70 1.02 1.77
G 0.100 BSC
2.54 BSC
H 0.050 BSC
1.27 BSC
J 0.008 0.015 0.21 0.38
K 0.110 0.130 2.80 3.30
L 0.295 0.305 7.50 7.74
M 0_ 10_ 0_ 10 _
S 0.020 0.040 0.51 1.01
–A–
16
1
D SUFFIX
PLASTIC SOIC PACKAGE
CASE 751B–05
ISSUE J
9
–B– P 8 PL
8 0.25 (0.010) M B S
G
–T– SEATING
PLANE
K
C
D 16 PL
0.25 (0.010) M T B S A S
R X 45_
F
MJ
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE
MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 (0.005) TOTAL
IN EXCESS OF THE D DIMENSION AT
MAXIMUM MATERIAL CONDITION.
MILLIMETERS
INCHES
DIM MIN MAX MIN MAX
A 9.80 10.00 0.386 0.393
B 3.80 4.00 0.150 0.157
C 1.35 1.75 0.054 0.068
D 0.35 0.49 0.014 0.019
F 0.40 1.25 0.016 0.049
G 1.27 BSC
0.050 BSC
J 0.19 0.25 0.008 0.009
K 0.10 0.25 0.004 0.009
M 0_ 7_ 0_ 7_
P 5.80 6.20 0.229 0.244
R 0.25 0.50 0.010 0.019
http://onsemi.com
11
11 Page | ||
| Páginas | Total 12 Páginas | |
| PDF Descargar | [ Datasheet 74LS12.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 74LS10 | TRIPLE 3-INPUT NAND GATE | ON Semiconductor |
| 74LS10 | Triple 3-Input NAND Gate |  Fairchild Semiconductor |
| 74LS107 | DM74LS107 |  ETC |
| 74LS109 | Dual J-K Flip-Flop |  Agere Systems |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |