DataSheet26.com

74LVC646APW PDF даташит

Спецификация 74LVC646APW изготовлена ​​​​«NXP Semiconductors» и имеет функцию, называемую «Octal bus transceiver/register 3-State».

Детали детали

Номер произв 74LVC646APW
Описание Octal bus transceiver/register 3-State
Производители NXP Semiconductors
логотип NXP Semiconductors логотип 

16 Pages
scroll

No Preview Available !

74LVC646APW Даташит, Описание, Даташиты
INTEGRATED CIRCUITS
74LVC646A
Octal bus transceiver/register (3-State)
Product specification
Supercedes data of 1998 Mar 25
IC24 Data Handbook
1998 Jul 29
Philips
Semiconductors









No Preview Available !

74LVC646APW Даташит, Описание, Даташиты
Philips Semiconductors
Octal bus transceiver/register (3-State)
Product specification
74LVC646A
FEATURES
Wide supply voltage range of 1.2V to 3.6V
Flow-through pin-out architecture
In accordance with JEDEC standard no. 8-1A
CMOS low power consumption
Direct interface with TTL levels
5 Volt tolerant inputs/outputs, for interfacing with 5 Volt logic
DESCRIPTION
The 74LVC646A is a high performance, low-power, low-voltage
Si-gate CMOS device, superior to most advanced CMOS
compatible TTL families.
Inputs can be driven from either 3.3V or 5.0V devices. In 3-State
operation, outputs can handle 5V. This feature allows the use of
these devices as translators in a mixed 3.3V/5V environment.
The 74LVC646A consist of non-inverting bus transceiver circuits
with 3-State outputs, D-type flip-flops and control circuitry arranged
for multiplexed transmission of data directly from the internal
registers. Data on the ‘A’ or ‘B’ bus will be clocked in the internal
registers, as the appropriate clock (CPAB or CPBA) goes to a HIGH
logic level. Output enable (OE) and direction (DIR) inputs are
provided to control the transceiver function. In the transceiver mode,
data present at the high-impedance port may be stored in either the
‘A’ or ‘B’ register, or in both. The select source inputs (SAB and
SBA) can multiplex stored and real-time (transparent mode) data.
The direction (DIR) input determines which bus will receive data
when OE is active (LOW). In the isolation mode (OE = HIGH), ‘A’
data may be stored in the ‘B’ register and/or ‘B’ data may be stored
in the ‘A’ register.
When an output function is disabled, the input function is still
enabled and may be used to store and transmit data. Only one of
the two buses, ‘A’ or ‘B’ may be driven at a time.
The ‘646A’ is functionally identical to the ‘648A’ but has non-inverting
data paths.
QUICK REFERENCE DATA
GND = 0V; Tamb = 25°C; tr = tf 2.5 ns
SYMBOL
PARAMETER
CONDITIONS
tPHL/tPLH
fmax
CI
CI/O
CPD
Propagation delay
An to Yn
Maximum clock frequency
Input capacitance
Input/output capacitance
Power dissipation capacitance per gate
CL = 50pF
VCC = 3.3V
Notes 1, 2
NOTES:
1. CPD is used to determine the dynamic power dissipation (PD in µW)
PD = CPD VCC2 x fi )Σ (CL VCC2 fo) where:
fi = input frequency in MHz; CL = output load capacitance in pF;
fo = output frequency in MHz; VCC = supply voltage in V;
Σ (CL VCC2 fo) = sum of the outputs.
2. The condition is VI = GND to VCC.
TYPICAL
3.9
250
5.0
10
26
UNIT
ns
MHz
pF
pF
pF
ORDERING AND PACKAGE INFORMATION
PACKAGES
TEMPERATURE RANGE
24-Pin Plastic SO
24-Pin Plastic SSOP Type II
24-Pin Plastic TSSOP Type I
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
OUTSIDE NORTH
AMERICA
74LVC646A D
74LVC646A DB
74LVC646A PW
NORTH AMERICA
74LVC646A D
74LVC646A DB
7LVC646APW DH
PKG. DWG. #
SOT137-1
SOT340-1
SOT355-1
1998 Jul 29
2 853-2105 19803









No Preview Available !

74LVC646APW Даташит, Описание, Даташиты
Philips Semiconductors
Octal bus transceiver/register (3-State)
Product specification
74LVC646A
PIN CONFIGURATION
CP AB 1
S AB 2
DIR 3
A0 4
A1 5
A2 6
A3 7
A4 8
A5 9
A 6 10
A 7 11
GND 12
24 V CC
23 CP BA
22 S BA
21 OE
20 B 0
19 B 1
18 B 2
17 B 3
16 B 4
15 B 5
14 B 6
13 B 7
PIN DESCRIPTION
PIN NUMBER SYMBOL
1 CPAB
2 SAB
3 DIR
4, 5, 6, 7, 8,
9, 10, 11
A0 to A7
12 GND
20, 19, 18, 17,
16, 15, 14, 13
B0 to B7
21 OE
22 SBA
23 CPBA
24 VCC
FUNCTION
‘A’ to ‘B’ clock input
(LOW-to-HIGH, edge-triggered)
Select ‘A’ to ‘B’ source input
Direction control input
‘A’ data inputs/outputs
Ground (0V)
‘B’ data inputs/outputs
Output enable input (active LOW)
Select ‘B’ to ‘A’ source input
‘B’ to ‘A’ clock input
(LOW-to-HIGH, edge-triggered)
Positive supply voltage
SV00766
FUNCTION TABLE
INPUTS
DATA I/O *
OE
DIR CPAB CPBA SAB
SBA
XXXXX
XXXXX
A0 to A7
input
un *
HX ↑ ↑ XX
H X H or L H or L X X
input
L LXXXL
L L X H or L X H
output
L HXX L X
L H H or L X H X
input
* The data output functions may be enabled or disabled by
various signals at the OE and DIR inputs. Data input
functions are always enabled, i.e., data at the bus inputs will
be stored on every LOW-to-HIGH transition on the clock
inputs.
un = unspecified
H = HIGH voltage level
L = LOW voltage level
X = Don’t care
= LOW-to-HIGH level transition
B0 to B7
un *
input
input
input
output
FUNCTION
store A, B unspecified *
store B, A unspecified *
store A and B data,
isolation hold storage
real-time B data to A bus
stored B data to A bus
real-time A data to B bus
stored A data to B bus
1998 Jul 29
3










Скачать PDF:

[ 74LVC646APW.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
74LVC646APWOctal bus transceiver/register 3-StateNXP Semiconductors
NXP Semiconductors

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск