DataSheet26.com

74LVC652DB PDF даташит

Спецификация 74LVC652DB изготовлена ​​​​«NXP Semiconductors» и имеет функцию, называемую «Octal transceiver/register with dual enable 3-State».

Детали детали

Номер произв 74LVC652DB
Описание Octal transceiver/register with dual enable 3-State
Производители NXP Semiconductors
логотип NXP Semiconductors логотип 

14 Pages
scroll

No Preview Available !

74LVC652DB Даташит, Описание, Даташиты
INTEGRATED CIRCUITS
74LVC652
Octal transceiver/register with dual
enable (3-State)
Product specification
Supercedes data of 1993 Dec 01
IC24 Data Handbook
1998 Jul 29
Philips
Semiconductors









No Preview Available !

74LVC652DB Даташит, Описание, Даташиты
Philips Semiconductors
Octal transceiver/register with dual enable (3-State)
Product specification
74LVC652
*FEATURES
Wide supply voltage range of 1.2V to 3.6V
In accordance with JEDEC standard no. 8-1A
CMOS low power consumption
Direct interface with TTL levels
5 Volt tolerant inputs/outputs, for interfacing with 5 Volt logic
DESCRIPTION
The 74LVC652 is a high performance, low-power, low-voltage
Si-gate CMOS device, superior to most advanced CMOS
compatible TTL families.
Inputs can be driven from either 3.3V or 5.0V devices. In 3-State
operation, outputs can handle 5V. This feature allows the use of
these devices as translators in a mixed 3.3V/5V environment.
The 74LVC652 consist of 8 non-inverting bus transceiver circuits
with 3-State outputs, D-type flip-flops and control circuitry arranged
for multiplexed transmission of data directly from the internal
registers. Data on the ‘A’ or ‘B’ or both buses, will be stored in the
internal registers, at the appropriate clock inputs (CPAB or CPBA)
regardless of the select inputs (SAB and SBA) or output enable
(OEAB and OEBA) control inputs. Depending on the select inputs
SAB and SBA data can directly go from input to output (real time
mode) or data can be controlled by the clock (storage mode), this is
when the OEn inputs this operating mode permits. The output
enable inputs OEAB and OEBA determine the operation mode of
the transceiver.
When OEAB is LOW, no data transmission from An to Bn is possible
and when OEBA is HIGH, there is no data transmission from Bn to
An possible. When SAB and SBA are in the real time transfer mode,
it is also possible to store data without using the internal D-type
flip-flops by simultaneously enabling OEAB and OEBA. In this
configuration each output reinforces its input.
QUICK REFERENCE DATA
GND = 0V; Tamb = 25°C; tr = tf v2.5 ns
SYMBOL
PARAMETER
CONDITIONS
tPHL/tPLH
fmax
CI
CPD
Propagation delay
An to Bn; Bn to An
Maximum clock frequency
Input capacitance
Power dissipation capacitance per latch
CL = 50pF
VCC = 3.3V
Notes 1, 2
NOTES:
1. CPD is used to determine the dynamic power dissipation (PD in µW)
PD = CPD VCC2 x fi )Σ (CL VCC2 fo) where:
fi = input frequency in MHz; CL = output load capacitance in pF;
fo = output frequency in MHz; VCC = supply voltage in V;
Σ (CL VCC2 fo) = sum of the outputs.
2. The condition is VI = GND to VCC.
TYPICAL
5.0
150
5.0
45
UNIT
ns
MHz
pF
pF
ORDERING AND PACKAGE INFORMATION
PACKAGES
TEMPERATURE RANGE
24-Pin Plastic SO
24-Pin Plastic SSOP Type II
24-Pin Plastic TSSOP Type I
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
OUTSIDE NORTH
AMERICA
74LVC652 D
74LVC652 DB
74LVC652 PW
NORTH AMERICA
74LVC652 D
74LVC652 DB
4LVC652PW DH
PKG. DWG. #
SOT137-1
SOT340-1
SOT355-1
1998 Jul 29
2 853-2104 19803









No Preview Available !

74LVC652DB Даташит, Описание, Даташиты
Philips Semiconductors
Octal transceiver/register with dual enable (3-State)
Product specification
74LVC652
PIN CONFIGURATION
CP AB 1
S AB 2
OE AB 3
A0 4
A1 5
A2 6
A3 7
A4 8
A5 9
A 6 10
A 7 11
GND 12
24 V CC
23 CP BA
22 S BA
21 OE BA
20 B 0
19 B 1
18 B 2
17 B 3
16 B 4
15 B 5
14 B 6
13 B 7
PIN DESCRIPTION
PIN NUMBER SYMBOL
1 CPAB
2 SAB
3 OEAB
4, 5, 6, 7, 8,
9, 10, 11
A0 to A7
12 GND
20, 19, 18, 17,
16, 15, 14, 13
B0 to B7
21 OEBA
22 SBA
23 CPBA
24 VCC
FUNCTION
‘A’ to ‘B’ clock input
(LOW-to-HIGH, edge-triggered)
Select ‘A’ to ‘B’ source input
Output enable B to A input
(active LOW)
‘A’ data inputs/outputs
Ground (0V)
‘B’ data inputs/outputs
Output enable A to B input
Select ‘B’ to ‘A’ source input
‘B’ to ‘A’ clock input
(LOW-to-HIGH, edge-triggered)
Positive supply voltage
SV00767
FUNCTION TABLE
INPUTS
OEAB
L
L
OEBA
H
H
CPAB
H or L
CPBA
H or L
X H H or L
HH↑ ↑
L X H or L
LL↑↑
L LXX
L L X H or L
HHXX
H H H or L X
SAB
X
X
X
L
X
X
X
X
L
H
SBA
X
X
X
X
X
L
L
H
X
X
DATA I/O *
A0 to A7
B0 to B7
input
input
input
input
un *
output
un *
output
input
input
output
input
input
output
H L H or L H or L H H
output
output
* The data output functions may be enabled or disabled by
various signals at the OEAB and OEBA inputs. Data input
functions are always enabled, i.e., data at the bus inputs will
be stored on every LOW-to-HIGH transition on the clock
inputs.
un = unspecified
H = HIGH voltage level
L = LOW voltage level
X = Don’t care
= LOW–to–HIGH level transition
FUNCTION
isolation
store A and B data
store A, hold B,
store A in both registers
hold A, store B,
store B in both registers
real-time B data to A bus
stored B data to A bus
real-time A data to B bus
stored A data to B bus
stored A data to B bus and
stored B data to A bus
1998 Jul 29
3










Скачать PDF:

[ 74LVC652DB.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
74LVC652DOctal transceiver/register with dual enable 3-StateNXP Semiconductors
NXP Semiconductors
74LVC652DBOctal transceiver/register with dual enable 3-StateNXP Semiconductors
NXP Semiconductors

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск