DataSheet26.com

74LVC841ADB PDF даташит

Спецификация 74LVC841ADB изготовлена ​​​​«NXP Semiconductors» и имеет функцию, называемую «10-bit transparent latch with 5-volt tolerant inputs/outputs 3-State».

Детали детали

Номер произв 74LVC841ADB
Описание 10-bit transparent latch with 5-volt tolerant inputs/outputs 3-State
Производители NXP Semiconductors
логотип NXP Semiconductors логотип 

10 Pages
scroll

No Preview Available !

74LVC841ADB Даташит, Описание, Даташиты
INTEGRATED CIRCUITS
74LVC841A
10-bit transparent latch with 5-volt
tolerant inputs/outputs (3-State)
Product specification
IC24 Data Handbook
1998 Jun 17
Philips
Semiconductors









No Preview Available !

74LVC841ADB Даташит, Описание, Даташиты
Philips Semiconductors
10-bit transparent latch with 5-volt tolerant
inputs/outputs (3-State)
Product specification
74LVC841A
FEATURES
5-volt tolerant inputs/outputs, for interfacing with 5-volt logic
Wide supply voltage range of 1.2 V to 3.6 V
In accordance with the JEDEC standard no. 8-1 A
Inputs accept voltages up to 5.5 V
CMOS low power consumption
Direct interface with TTL levels
Flow-through pin-out architecture
DESCRIPTION
The 74LVC841A is a low-power, low-voltage, Si-gate CMOS device
and superior to most advanced CMOS compatible TTL families.
Inputs can be driven from either 3.3 V or 5 V devices. In 3-State
operation, outputs can handle 5 V. This feature allows the use of
these devices as translators in a mixed 3.3 V/5 V environment. The
74LVC841A is a 10-bit transparent latch featuring separate D-type
inputs for each latch and 3-State outputs for bus oriented
applications. A latch enable (LE) input and an output enable (OE)
input are common to all internal latches. The 74LVC841A consists of
ten transparent latches with 3-State true outputs. When LE is HIGH,
data at the Dn inputs enters the latches. In this condition the latches
are transparent, i.e., a latch output will change each time its
corresponding D-input changes. When LE is LOW the latches store
the information that was present at the D-inputs a set-up time
preceding the HIGH-to-LOW transition of LE. When OE is LOW, the
contents of the ten latches are available at the outputs.
When OE is HIGH, the outputs go to the high impedance OFF-state.
Operation of the OE input does not affect the state of the latches.
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25°C; tr =tf 2.5 ns
SYMBOL
PARAMETER
CONDITIONS
tPHL/tPLH
Propagation delay
Dn to Qn;
LE to Qn
CL = 50 pF;
VCC = 3.3 V
CI Input capacitance
CPD
Power dissipation capacitance per latch
VI = GND to VCC1
NOTE:
1 CPD is used to determine the dynamic power dissipation (PD in µW)
PD = CPD × VCC2 × fi (CL × VCC2 × fo) where:
fi = input frequency in MHz; CL = output load capacity in pF;
fo = output frequency in MHz; VCC = supply voltage in V;
ȍ (CL × VCC2 × fo) = sum of the outputs.
TYPICAL
4.5
5.0
5.0
22
ORDERING INFORMATION
PACKAGES
24-Pin Plastic SO
24-Pin Plastic SSOP Type II
24-Pin Plastic TSSOP Type I
TEMPERATURE RANGE OUTSIDE NORTH AMERICA
–40°C to +125°C
74LVC841A D
–40°C to +125°C
74LVC841A DB
–40°C to +125°C
74LVC841A PW
NORTH AMERICA
74LVC841A D
74LVC841A DB
7LVC841APW DH
UNIT
ns
pF
pF
PKG. DWG. #
SOT137-1
SOT340-1
SOT355-1
PIN CONFIGURATION
OE 1
D0 2
D1 3
D2 4
D3 5
D4 6
D5 7
D6 8
D7 9
D8 10
D9 11
GND 12
24 VCC
23 Q0
22 Q1
21 Q2
20 Q3
19 Q4
18 Q5
17 Q6
16 Q7
15 Q8
14 Q9
13 LE
SV01723
PIN DESCRIPTION
PIN NUMBER SYMBOL
NAME AND FUNCTION
1 OE Output enable input (active Low)
2, 3, 4, 5, 6, 7, 8,
9, 10, 11
D0 to D9
Data inputs
23, 22, 21, 20, 19,
18, 17, 16, 15, 14
Q0 to Q9
3-state latch outputs
12
GND
Ground (0 V)
13 LE Latch enable input (active HIGH)
24 VCC Positive supply voltage
1998 Jun 17
2 853-2071 19589









No Preview Available !

74LVC841ADB Даташит, Описание, Даташиты
Philips Semiconductors
10-bit transparent latch with 5-volt tolerant
inputs/outputs (3-State)
Product specification
74LVC841A
LOGIC SYMBOL (IEEE/IEC)
13
LE
2 D0
Q0
3 D1
Q1
4 D2
Q2
5 D3
Q3
6 D4
Q4
7 D5
Q5
8 D6
Q6
9 D7
Q7
10 D8
Q8
11 D9
Q9
OE
23
22
21
20
19
18
17
16
15
14
1 SV01724
LOGIC DIAGRAM
D0 D1 D2 D3
LOGIC SYMBOL
13
1
C1
EN
2
1D
3
4
5
6
7
8
9
10
11
23
22
21
20
19
18
17
16
15
14
SV01725
D4 D5 D6 D7 D8 D9
DQ
LATCH
1
LE LE
DQ
LATCH
2
LE LE
DQ
LATCH
3
LE LE
DQ
LATCH
4
LE LE
DQ
LATCH
5
LE LE
DQ
LATCH
6
LE LE
DQ
LATCH
7
LE LE
DQ
LATCH
8
LE LE
DQ
LATCH
9
LE LE
DQ
LATCH
10
LE LE
LE
OE
Q0 Q1 Q2 Q3 Q4 Q5
FUNCTION TABLE for register An or Bn
OPERATING MODES
OE
INPUTS
LE
Enable and read register (transparent mode)
L
L
H
H
Latch and read register
L
L
latch register and disable outputs
HX
HX
Hold
LL
NOTES:
H = HIGH voltage level
h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition
L = LOW voltage level
l = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition
X = don’t care
Z = high impedance OFF-state
NC = no change
Q6 Q7 Q8 Q9
SV01726
INTERNAL OUTPUTS
Dn
LATCHES
Q0 TO Q9
L LL
H HH
l LL
h HH
l LZ
h HZ
X NC NC
1998 Jun 17
3










Скачать PDF:

[ 74LVC841ADB.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
74LVC841AD10-bit transparent latch with 5-volt tolerant inputs/outputs 3-StateNXP Semiconductors
NXP Semiconductors
74LVC841ADB10-bit transparent latch with 5-volt tolerant inputs/outputs 3-StateNXP Semiconductors
NXP Semiconductors

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск