DataSheet26.com

74VCXH16374 PDF даташит

Спецификация 74VCXH16374 изготовлена ​​​​«Fairchild Semiconductor» и имеет функцию, называемую «Low Voltage 16-Bit D-Type Flip-Flop with Bushold».

Детали детали

Номер произв 74VCXH16374
Описание Low Voltage 16-Bit D-Type Flip-Flop with Bushold
Производители Fairchild Semiconductor
логотип Fairchild Semiconductor логотип 

11 Pages
scroll

No Preview Available !

74VCXH16374 Даташит, Описание, Даташиты
www.DataSheet4U.com
January 2000
Revised June 2005
74VCXH16374
Low Voltage 16-Bit D-Type Flip-Flops with Bushold
General Description
The VCXH16374 contains sixteen non-inverting D-type
flip-flops with 3-STATE outputs and is intended for bus ori-
ented applications. The device is byte controlled. A buff-
ered clock (CP) and output enable (OE) are common to
each byte and can be shorted together for full 16-bit opera-
tion.
The VCXH16374 data inputs include active bushold cir-
cuitry, eliminating the need for external pull-up resistors to
hold unused or floating data inputs at a valid logic level.
The 74VCXH16374 is designed for low voltage (1.4V to
3.6V) VCC applications with output compatibility up to 3.6V.
The 74VCXH16374 is fabricated with an advanced CMOS
technology to achieve high speed operation while maintain-
ing low CMOS power dissipation.
Features
s 1.4V to 3.6V VCC supply operation
s 3.6V tolerant control inputs and outputs
s Bushold on data inputs eliminates the need for external
pull-up/pull-down resistors
s tPD
3.0 ns max for 3.0V to 3.6V VCC
s Static Drive (IOH/IOL)
r24 mA @ 3.0V VCC
s Uses patented noise/EMI reduction circuitry
s Latch-up performance exceeds 300 mA
s ESD performance:
Human body model ! 2000V
Machine model ! 200V
s Also packaged in plastic Fine-Pitch Ball Grid Array
(FBGA) (Preliminary)
Ordering Code:
Order Number Package Number
Package Descriptions
74VCXH16374GX
(Note 1)
BGA54A
54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
(Preliminary) [TAPE and REEL]
74VCXH16374MTD
(Note 2)
MTD48
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Note 1: BGA package available in Tape and Reel only.
Note 2: Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbol
© 2005 Fairchild Semiconductor Corporation DS500228
www.fairchildsemi.com









No Preview Available !

74VCXH16374 Даташит, Описание, Даташиты
Connection Diagrams
Pin Assignment for TSSOP
Pin Assignment for FBGA
(Top Thru View)
Pin Descriptions
Pin Names
OEn
CPn
I0I15
O0O15
NC
Description
Output Enable Input (Active LOW)
Clock Pulse Input
Bushold Inputs
Outputs
No Connect
FBGA Pin Assignments
12
A O0 NC
B O2 O1
C O4 O3
D O6 O5
E O8 O7
F O10 O9
G O12 O11
H O14 O13
J O15 NC
Truth Tables
3
OE1
NC
VCC
GND
GND
GND
VCC
NC
OE2
4
CP1
NC
VCC
GND
GND
GND
VCC
NC
CP2
5
NC
I1
I3
I5
I7
I9
I11
I13
NC
6
I0
I2
I4
I6
I8
I10
I12
I14
I15
Inputs
Outputs
CP1
OE1
L
I0–I7
H
O0–O7
H
L L L
L L X O0
XHXZ
Inputs
Outputs
CP2
OE2
L
I8–I15
H
O8–O15
H
L L L
L L X O0
XHXZ
H HIGH Voltage Level
L LOW Voltage Level
X Immaterial (HIGH or LOW, control inputs may not float)
Z High Impedance
O0 Previous O0 before HIGH-to-LOW of CP
www.fairchildsemi.com
2









No Preview Available !

74VCXH16374 Даташит, Описание, Даташиты
Functional Description
The 74VCXH16374 consists of sixteen edge-triggered
flip-flops with individual D-type inputs and 3-STATE true
outputs. The device is byte controlled with each byte func-
tioning identically, but independent of the other. The control
pins can be shorted together to obtain full 16-bit operation.
Each clock has a buffered clock and buffered Output
Enable common to all flip-flops within that byte. The
description which follows applies to each byte. Each
Logic Diagram
flip-flop will store the state of their individual I inputs that
meet the setup and hold time requirements on the
LOW-to-HIGH Clock (CPn) transition. With the Output
Enable (OEn) LOW, the contents of the flip-flops are avail-
able at the outputs. When OEn is HIGH, the outputs go to
the high impedance state. Operations of the OEn input
does not affect the state of the flip-flops.
Byte 1 (0:7)
Byte 2 (8:15)
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
3 www.fairchildsemi.com










Скачать PDF:

[ 74VCXH16374.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
74VCXH16373Low Voltage 16-Bit Transparent Latch with BusholdFairchild Semiconductor
Fairchild Semiconductor
74VCXH16373Low-Voltage 1.8/2.5/3.3 V 16-Bit Transparent LatchON Semiconductor
ON Semiconductor
74VCXH16374Low Voltage 16-Bit D-Type Flip-Flop with BusholdFairchild Semiconductor
Fairchild Semiconductor
74VCXH16374LOW VOLTAGE CMOS 16-BIT D-TYPE FLIP-FLOPST Microelectronics
ST Microelectronics

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск