DataSheet26.com

82C85 PDF даташит

Спецификация 82C85 изготовлена ​​​​«Intersil Corporation» и имеет функцию, называемую «CMOS Static Clock Controller/Generator».

Детали детали

Номер произв 82C85
Описание CMOS Static Clock Controller/Generator
Производители Intersil Corporation
логотип Intersil Corporation логотип 

20 Pages
scroll

No Preview Available !

82C85 Даташит, Описание, Даташиты
82C85
March 1997
CMOS Static Clock Controller/Generator
Features
Description
• Generates the System Clock For CMOS or NMOS
Microprocessors and Peripherals
• Complete Control Over System Operation for Very
Low System Power
- Stop-Oscillator
- Low Frequency
- Stop-Clock
- Full Speed Operation
• DC to 25MHz Operation (DC to 8MHz System Clock)
• Generates 50% and 33% Duty Cycle Clocks
(Synchronized)
• Uses a Parallel Mode Crystal Circuit or External
Frequency Source
• TTL Compatible Inputs/Outputs
• 24 Lead Slimline Dual-In-Line or 28 Pad Square LCC
Package Options
• Single 5V Power Supply
• Operating Temperature Range
- C82C85 . . . . . . . . . . . . . . . . . . . . . . . . . .0oC to +70oC
- I82C85 . . . . . . . . . . . . . . . . . . . . . . . . . -40oC to +85oC
- M82C85 . . . . . . . . . . . . . . . . . . . . . . . -55oC to +125oC
Ordering Information
PART NUMBER
CS82C85
IS82C85
CD82C85
ID82C85
MD82C85/B
MR82C85/B
PACKAGE
28 Ld PLCC
24 Ld CERDIP
28 Pad CLCC
TEMP. RANGE
0oC to +70oC
-40oC to +85oC
0oC to +70oC
-40oC to +85oC
-55oC to +125oC
-55oC to +125oC
PKG. NO.
N28.45
N28.45
F24.3
F24.3
F24.3
J28.A
The Intersil 82C85 Static CMOS Clock Controller/Genera-
tor provides complete control of static CMOS system oper-
ating modes and supports full speed, slow, stop-clock and
stop-oscillator operation. While directly compatible with the
Intersil 80C86 and 80C88 16-bit Static CMOS Microproces-
sor Family, the 82C85 can also be used for general system
clock control.
For static system designs, separate signals are provided on
the 82C85 for stop (S0, S1, S2/STOP) and start (START)
control of the crystal oscillator and system clocks. A single
control line (SLO/FST) determines 82C85 fast (crystal/EFI
frequency divided by 3) or slow (crystal/EFI frequency
divided by 768) mode operation. Automatic maximum
mode 80C86 and 80C88 software HALT instruction decode
logic in the 82C85 enables software-based clock control.
Restart logic insures valid clock start-up and complete syn-
chronization of system clocks.
The 82C85 is manufactured using the Intersil advanced
Scaled SAJI IV CMOS process. In addition to clock control
circuitry, the 82C85 also contains a crystal controlled
oscillator (up to 25MHz), clock generation logic, complete
“Ready” synchronization and reset logic. This permits the
designer to tailor the system power-performance product to
provide optimum performance at low power levels.
Pinouts
24 LEAD CERDIP
TOP VIEW
CSYNC 1
PCLK 2
AEN1 3
RDY1 4
READY 5
RDY2 6
AEN2 7
CLK 8
GND 9
CLK50 10
START 11
SLO/FST 12
24 VCC
23 X1
22 X2
21 ASYNC
20 EFI
19 F/C
18 OSC
17 RES
16 RESET
15 S2/STOP
14 S1
13 S0
28 LEAD PLCC, CLCC
TOP VIEW
4 3 2 1 28 27 26
RDY1 5
25 NC
READY 6
24 ASYNC
RDY2 7
23 EFI
AEN2 8
22 F/C
CLK 9
21 OSC
GND 10
20 RES
NC 11
19 RESET
12 13 14 15 16 17 18
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999
4-297
File Number 2976.1









No Preview Available !

82C85 Даташит, Описание, Даташиты
82C85
Pin Descriptions
SYMBOL
X1
X2
DIP PIN
NUMBER
23
22
TYPE
I
O
EFI 20
I
F/C 19
I
START
11
I
SO
S1
S2/STOP
13
14
15
I
I
I
SLO/FST
12
I
CLK 8
O
CLK50
10
O
PCLK
OSC
2
18
O
O
DESCRIPTION
CRYSTAL CONNECTIONS: X1 and X2 are the crystal oscillator connections. The crystal frequency
must be 3 times the maximum desired processor clock frequency. X1 is the oscillator circuit input
and X2 is the output of the oscillator circuit. If the crystal inputs are not used, X1 must be tied to
VCC or GND, and X2 should be left open.
EXTERNAL FREQUENCY IN: When F/C is HIGH, CLK is generated from the EFI input signal. This
input signal should be a square wave with a frequency of three times the maximum desired CLK
output frequency. If the crystal inputs are not used. XI must be tied to VCC or GND, and X2 should
be left open.
FREQUENCY/CRYSTAL SELECT: F/C selects either the crystal oscillator or the EFI input as the
main frequency source. When F/C is LOW, the 82C85 clocks are derived from the crystal oscillator
circuit. When F/C is HIGH, CLK is generated from the EFI input. F/C cannot be dynamically
switched during normal operation.
A low-to-high transition on START will restart the CLK, CLK50 and PCLK outputs after the appro-
priate restart sequence is completed.
When in the crystal mode (F/C LOW) with the oscillator stopped. The oscillator will be restarted
when a Start command is received. The CLK, CLK50 and PCLK outputs will start after the oscillator
input signal (X1) reaches the Schmitt trigger input threshold and 8K internal counter reaches termi-
nal count. If F/C is HIGH (EFI mode), CLK, CLK50 and PCLK will restart within 3 EFI cycles after
START is recognized.
The 82C85 will restart in the same mode (SLO/FST) in which it stopped. A high level on START
disables the STOP mode.
S2/STOP, S1, SO are used to stop the 82C85 clock outputs (CLK, CLK50, PCLK) and are sampled
by the rising edge of CLK, CLK50 and PCLK are stopped by S2/STOP, S1, SO being in the LHH
state on the low-to-high transition of CLK. This LHH state must follow a passive HHH state occurring
on the previous low-to-high CLK transition. CLK and CLK50 stop in the high state when F/C is low
and may stop in either the high or low state when F/C is high. PCLK stops in its current state (high
or low).
When in the crystal mode (F/C) low and a STOP command is issued, the 82C85 oscillator will stop along
with the CLK, CLK50 and PCLK outputs. When in the EFI mode, only the CLK, CLK50 and PCLK out-
puts will be halted. The oscillator circuit if operational, will continue to run. The oscillator and/or clock is
restarted by the START input signal going true (HIGH) or the reset input (RES) going low.
SLO/FST is a level-triggered input. When HIGH, the CLK and CLK50 outputs run at the maximum
frequency (crystal or EFI frequency divided by 3). When LOW, CLK and CLK50 frequencies are
equal to the crystal or EFI frequency divided by 768. SLO/FST changes are internally synchronized
so proper CLK and CLK50 phase relationships are maintained and minimum pulse width specifica-
tions are met. START and STOP control of the oscillator or EFI is available in either the SLOW or
FAST frequency modes. The SLO/FST input must be held LOW for at least 195 OSC/EFI clock cy-
cles before it will be recognized. This eliminates unwanted frequency changes which could be
caused by glitches or noise transients. The SLO/FST input must be held HIGH for at least 6
OSC/EFI clock pulses to guarantee a transition to FAST mode operation.
PROCESSOR CLOCK: CLK is the clock output used by the 80C86 or 80C88 processor and other
peripheral devices. When SLO/FST is high, CLK has an output frequency which is equal to the crys-
tal or EFI input frequency divided by three. When SLO/FST is low, CLK has an output frequency
which is equal to the crystal or EFI input frequency divided by 768. CLK has a 33% duty cycle.
50% DUTY CYCLE CLOCK: CLK50 is an auxiliary clock with a 50% duty cycle and is synchronized
to the falling edge of CLK. When SLO/FST is high, CLK50 has an output frequency which is equal
to the crystal or EFI input frequency divided by 3. When SLO/FST is low, CLK50 has an output fre-
quency equal to the crystal or EFI input frequency divided by 768.
PERIPHERAL CLOCK: PCLK is a peripheral clock signal whose output frequency is equal to the
crystal or EFI input frequency divided by 6 and has a 50% duty cycle. PCLK frequency is unaffected
by the state of the SLO/FST input.
OSCILLATOR OUTPUT: OSC is the output of the internal oscillator circuitry. Its frequency is equal
to that of the crystal oscillator circuit. OSC is unaffected by the state of the SLO/FST input.
When the 82C85 is in the crystal mode (F/C low) and a STOP command is issued, the OSC output
will stop in the HIGH state. When the 82C85 is in the EFI mode (F/C HIGH, the oscillator (if
operational) will continue to run when a STOP command is issued and OSC remains active.
4-298









No Preview Available !

82C85 Даташит, Описание, Даташиты
82C85
Pin Descriptions (Continued)
SYMBOL
RES
DIP PIN
NUMBER
17
RESET
16
CSYNC
1
AEN1
AEN2
RDY1
RDY2
ASYNC
READY
GND
VCC
3
7
4
6
21
5
9
24
TYPE
I
O
I
I
I
I
I
I
O
I
I
DESCRIPTION
RESET IN: RES is an active LOW signal which is used to generate RESET. The 82C85 provides a
Schmitt trigger input so that an RC connection can be used to establish the power-up reset of proper
duration. RES starts crystal oscillator operation.
RESET: RESET is an active HIGH signal which is used to reset the 80C86 family processors. Its
timing characteristics are determined by RES. RESET is guaranteed to be HIGH for a minimum of
16 CLK pulses after the rising edge of RES.
CLOCK SYNCHRONIZATION: CSYNC is an active HIGH signal which allows multiple 82C85 and
82C84A to be synchronized to provide multiple in-phase clock signals When CSYNC is HIGH, the
internal counters are reset and force CLK, CLK50 and PCLK into a HIGH state. When CSYNC is
LOW, the internal counters are allowed to count and the CLK, CLK50 and PCLK outputs are active.
CSYNC must be externally synchronized to EFI.
ADDRESS ENABLE: AEN is an active LOW signal. AEN serves to qualify its respective Bus Ready
Signal (RDY1 or RDY2). AEN1 validates RDY1 while AEN2 validates RDY2. Two AEN signal inputs
are useful in system configurations which permit the processor to access two Multi-Master System
Buses.
BUS READY: (Transfer Complete). RDY is an active HIGH signal which is an indication from a de-
vice located on the system data bus that data has been received, or is available RDY1 is qualified
by AEN1 while RDY2 is qualified by AEN2.
READY SYNCHRONIZATION SELECT: ASYNC is an input which defines the synchronization
mode of the READY logic. When ASYNC is LOW, two stages of READY synchronization are pro-
vided. When ASYNC is left open or HIGH a single stage of READY synchronization is provided.
READY: READY is an active HIGH signal which is the synchronized RDY signal input.
Ground
VCC: is the +5V power supply pin. A 0.1mF capacitor between VCC and GND is recommended.
Functional Block Diagram
RES
(17)
START
(11)
CSYNC
(1)
SLO/FST
(12)
F/C
(19)
(20) EFI
X2
(22)
X1
(23)
RESTART
LOGIC
RESET PULSE
CONDITIONING
LOGIC
RESTART
EXTERNAL
FREQ.
SELECT
SYNC
LOGIC
SYNC
SPEED SELECT
DIV 256 OR DIV 1
MASTER
OSC
CLOCK
LOGIC
(DIVIDE
BY 3)
SELECTED
OSC
PERIPHERAL
CLOCK
(DIVIDE BY 6)
OSCILLATOR
S2/STOP
(15)
S1
(14)
S0
(13)
RDY1
(4)
AEN1
(3)
(7) AEN2
RDY2
(6)
ASYNC
(21)
STOP LOGIC
HALT
READY
SELECT
READY
SYNC
VCC (24)
GND (9)
(16)
RESET
(8)
CLK
(10)
CLK50
(2)
PCLK
(18)
OSC
(5)
READY
4-299










Скачать PDF:

[ 82C85.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
82C802GSystem / Power Management ControllerOpti
Opti
82C802GPSystem / Power Management ControllerOpti
Opti
82C814Docking Station Controller Preliminary Data BookOpti
Opti
82C82CMOS Octal Latching Bus DriverIntersil Corporation
Intersil Corporation

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск