DataSheet26.com

NJ88C50 PDF даташит

Спецификация NJ88C50 изготовлена ​​​​«Mitel Networks Corporation» и имеет функцию, называемую «Dual Low Power Frequency Synthesiser».

Детали детали

Номер произв NJ88C50
Описание Dual Low Power Frequency Synthesiser
Производители Mitel Networks Corporation
логотип Mitel Networks Corporation логотип 

15 Pages
scroll

No Preview Available !

NJ88C50 Даташит, Описание, Даташиты
NJ88C50
Dual Low Power Frequency Synthesiser
DS3805 - 1.8 July 1995
The NJ88C50 is a low power integrated circuit, designed
as the heart of a fast locking PLL subsystem in a mobile radio
application. It is manufactured on Mitel Semiconductor 1.4
micron double polysilicon CMOS process, which ensures that
low power and low noise performance is achieved. The device
contains two synthesisers, one for the generation of VHF
signals up to 125MHz and a second for UHF (when used with
a mulitmodulus prescaler such as the SP8713/14/15). The
main synthesiser has the capability of driving a dual speed
loop filter and also can perform Fractional-N interpolation.
Both synthesisers use current source outputs from their
phase detectors to minimise external components. Various
sections may be powered down for battery economy.
FEATURES
s 30MHz main synthesiser
s 125MHz auxiliary synthesiser
s Programmable output current
from phase detector - up to 10mA
s High input sensitivity
s Fractional-N interpolator
s Supports up to 4 modulus prescalers
s SSOP package
APPLICATIONS
s NMT, AMPS, ETACS cellular
s GSM, IS-54, RCR-27 cellular
s DCS1800 microcellular
s DLMR, DSRR, TETRA
s DECT, PHP cordless telephones
Fig.1 Pin assignment
NP20
ABSOLUTE MAXIMUM RATINGS
Storage temperature
-55°C to +150°C
Operating temperature
-40°C to +85°C
Supply voltage
-0.5 to 7.0V
Voltage on any pin
-0.3V to (VDD + 0.3V)
ORDERING INFORMATION
NJ88C50\IG\NPAS - (Industrial temp range in SSOP
package)
Fig.2 Simplified block diagram









No Preview Available !

NJ88C50 Даташит, Описание, Даташиты
NJ88C50
ARCHITECTURE
Fig.2 shows a simplified block diagram of the NJ88C50, a
more detailed description of each block and its function is
given later in this datasheet.
The synthesiser consists of the following blocks
- 35MHz reference frequency input buffer
- 35MHz programmable reference divider
- 125MHz Auxiliary synthesiser input buffer
- 125MHz Auxiliary synthesiser programmable divider
- Auxiliary synthesiser phase detector with current source
outputs
- 30MHz main synthesiser input buffer (differential inputs)
- 30MHz main synthesiser programmable divider and control
logic
- Main synthesiser Fractional-N interpolation system
- Main synthesiser phase detector with dual current source
outputs
PIN DESCRIPTION
Pin Name
1 AVDD
2 FIM
3 FIMB
4 DATA
5 CKIN
6 STROBE
7 RI
8 FIA
9 RSA
10 PDA
11 PDI
12 GND
13 PDP
14 VDD
15 RSM
16 RSC
17 SCREEN
18 MOD1
19 MOD2
20 AGND
Function
Analog supply pin (nominally 5V).
Main synthesiser balanced input buffer, may be used with single ended prescaler output if Fimb
is biased.
Main synthesiser balanced input buffer, may be used with balanced prescaler output, or biased
for single ended operation.
Serial input for programming data.
Serial clock input for programming bus.
Program enable pin, active low.
Master reference frequency input, should be a.c coupled from an accurate source.
Auxiliary synthesiser frequency input, should be a.c coupled.
Current setting resistor connection defining auxiliary phase detector output current.
Tristate current output from auxiliary phase detector.
Tristate current output from the main synthesiser's phase detector giving integral control.
Digital ground supply pin.
Tristate current output from the main synthesiser's phase detector giving proportional control.
Digital supply pin (nominally 5V).
Current setting resistor connection defining main synthesiser's phase detector output currents.
Current setting resistor connection defining the compensation current for fractional-N ripple
elimination in the main synthesiser's current source outputs.
To be connected to ground to provide isolation of the modulus control pins from RF interference.
Modulus control pin (see truth table).
Modulus control pin (see truth table).
Analog ground supply pin.
It is recommended that power supply pins are well decoupled to minimise power rail born interference.
2









No Preview Available !

NJ88C50 Даташит, Описание, Даташиты
FUNCTIONAL DESCRIPTION
The NJ88C50 has been designed using a modular
concept, and its operation can be best summarised as these
component blocks.
Reference divider
The reference divider is used to provide the reference
signals needed for both the main and auxiliary synthesiser
phase detectors. The divider allows for a twelve bit number to
be loaded, via the serial bus, to select the required division
ratio. Division ratios of 3 to 4095 can be used.
The reference divider input stage will accept a low level,
AC coupled, sinewave input. It is anticipated that in most
systems this will be provided by a stable reference source up
to 35MHz, and so encompasses all the common TCXO
(temperature controlled crystal oscillator) frequencies, such
as 9.6, 12.8, 13.0, 19.44 and 26MHz.
A standby mode is supported so that the reference divider
can be powered down, this is achieved using two of the serial
program control bits.
To reduce the possibility of unwanted interaction between
the main and auxiliary synthesisers, the charge pumps do not
take current at the same time. To achieve this the output of the
reference divider has a duty factor of approximately 50:50,
which then allows the Q and QBAR taps to be used for the
auxiliary and main synthesisers respectively. By doing this the
current pulses can be taken alternatively, minimising
modulation of the power supply rails as current is drawn.
The reference divider consists of a 12 bit programmable
divider followed by a 4 bit binary counter. This 4 bit counter
gives a choice of divide by M, 2M, 4M or 8M.
A pair of programmable control bits are used to determine
which of the divide by M, 2M, 4M or 8M outputs is supplied to
the auxiliary synthesiser’s phase detector and a further pair of
control bits are used to determine which are supplied to the
main synthesiser’s phase detector.
Auxiliary synthesiser
The auxiliary synthesiser operates over an input frequency
range from 1 to 125MHz, without the use of an external
prescaler. The synthesiser consists of a 12 bit N divider and
a digital phase comparator with current source outputs. The
reference frequency is supplied by the shared reference
divider. Current source outputs allow a passive loop filter to
be used.
When the auxiliary synthesiser is not in use, a standby
mode is supported so that power consumption is reduced.
This is achieved using one of the serial program control bits.
The divider is programmed with a 12 bit word allowing
division ratios of 3 to 4095 to be used.
The auxiliary phase detector consists of the 2 D-type
phase and frequency detector shown in Figure.3 below, the
high and low outputs of which drive on-chip, opposing
complementary charge pumps. This type of phase detector
design eliminates non linearity or deadband around the zero
phase error (locked) condition.
NJ88C50
The charge pump output current level is set by an external
resistor on the RSA pin (pin 9) up to a limit of 250µA +/-10%.
A pull up current pulse will indicate that the VCO frequency
must be increased, whilst a pull down pulse indicates that the
frequency must be decreased.
Fig.3 Auxiliary phase detector
Main Synthesiser
The main synthesiser is capable of operating at
frequencies up to 30MHz. The synthesiser uses the 12 bit
reference divider, shared with the auxiliary synthesiser, a 12
bit up/down N divider and a digital phase comparator with
current source outputs.
The device also has a number of features which increase
the design flexibility and performance of the synthesiser.
These include fractional-N operation, speed up mode and
support of 2, 3 and 4 modulus prescalers. A description of the
operation and advantages of each of these features is given.
The main N divider input buffer will accept inputs from
an external prescaler, either as balanced (2 wire) ECL levels
at frequencies up to 30MHz, or DC coupled to a single ended
prescaler output. Single ended operation requires the other
buffer input (pin 3) to be externally biased to the correct slicing
voltage for the prescaler and also externally decoupled.
If the inputs are in the form of balanced ECL levels, there
must not be a skew of greater than 2ns between one input
changing and the second input changing. The relationship of
the signals is shown below in Fig.4.
Fig.4 Maximum input skew
3










Скачать PDF:

[ NJ88C50.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
NJ88C50Dual Low Power Frequency SynthesiserMitel Networks Corporation
Mitel Networks Corporation
NJ88C50Dual Low Power Frequency SynthesiserZarlink Semiconductor
Zarlink Semiconductor

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск