DataSheet26.com

85C30 PDF даташит

Спецификация 85C30 изготовлена ​​​​«Advanced Micro Devices» и имеет функцию, называемую «Enhanced Serial Communications Controller».

Детали детали

Номер произв 85C30
Описание Enhanced Serial Communications Controller
Производители Advanced Micro Devices
логотип Advanced Micro Devices логотип 

30 Pages
scroll

No Preview Available !

85C30 Даташит, Описание, Даташиты
FINAL
Am85C30
Enhanced Serial Communications Controller
Advanced
Micro
Devices
DISTINCTIVE CHARACTERISTICS
s Fastest data rate of any Am8530
— 8.192 MHz / 2.048 Mb/s
— 10 MHz / 2.5 Mb/s
— 16.384 MHz / 4.096 Mb/s
s Low-power CMOS technology
s Pin and function compatible with other NMOS
and CMOS 8530s
s Easily interfaced with most CPUs
— Compatible with non-multiplexed bus
s Many enhancements over NMOS Am8530H
— Allows Am85C30 to be used more effectively in
high-speed applications
— Improves interface capabilities
s Two independent full-duplex serial channels
s Asynchronous mode features
— Programmable stop bits, clock factor, character
length and parity
— Break detection/generation
— Error detection for framing, overrun, and parity
s Synchronous mode features
— Supports IBM® BISYNC, SDLC, SDLC Loop,
HDLC, and ADCCP Protocols
GENERAL DESCRIPTION
AMD’s Am85C30 is an enhanced pin-compatible ver-
sion of the popular Am8530H Serial Communications
Controller. The Enhanced Serial Communications
Controller (ESCC) is a high-speed, low-power, multi-
protocol communications peripheral designed for use
with 8- and 16-bit microprocessors. It has two independ-
ent,full-duplex channels and functions as a serial-to-
parallel, parallel-to-serial converter/controller. AMD’s
proprietary enhancements make the Am85C30 easier
to interface and more effective in high-speed applica-
tions due to a reduction in software burden and the elimi-
nation of the need for some external glue logic.
The Am85C30 is easy to use due to a variety of sophisti-
cated internal functions, including on-chip baud rate
— Programmable CRC generators and checkers
— SDLC/HDLC support includes frame control,
zero insertion and deletion, abort, and residue
handling
s Enhanced SCC functions support high-speed
frame reception using DMA
— 14-bit byte counter
— 10 × 19 SDLC/HDLC Frame Status FIFO
— Independent Control on both channels
— Enhanced operation does not allow special
receive conditions to lock the 3-byte DATA
FIFO when the 10 × 19 FIFO is enabled
s Local Loopback and Auto Echo modes
s Internal or external character synchronization
s 2-Mb/s FM encoding transmit and receive
capability using internal DPLL for 16.384-MHz
product
s Internal synchronization between RxC to PCLK
and TxC to PCLK
— This allows the user to eliminate external syn-
chronization hardware required by the NMOS
device when transmitting or receiving data at
the maximum rate of 1/4 PCLK frequency
generators, digital phase-locked loops, and crystal
oscillators, which dramatically reduce the need for ex-
ternal logic. The device can generate and check CRC
codes in any SYNC mode, and can be programmed to
check data integrity in various modes. The ESCC also
has facilities for modem controls in both channels. In ap-
plications where these controls are not needed, the mo-
dem controls can be used for general-purpose I/O.
This versatile device supports virtually any serial data
transfer application such as networks, modems, cas-
settes, and tape drivers. The ESCC is designed for non-
multiplexed buses and is easily interfaced with most
CPUs, such as 80188, 80186, 80286, 8080, Z80, 6800,
68000 and MULTIBUS.
Publication# 10216 Rev. F Amendment /0
Issue Date: June 1993









No Preview Available !

85C30 Даташит, Описание, Даташиты
AMD
Enhancements that allow the Am85C30 to be used
more effectively in high-speed applications include:
s A 10 × 19 bit SDLC/HDLC frame status FIFO array
s A 14-bit SDLC/HDLC frame byte counter
s Automatic SDLC/HDLC opening frame flag
transmission
s TxD pin forced High in SDLC NRZI mode after
closing flag
s Automatic SDLC/HDLC Tx underrun/EOM flag
reset
s Automatic SDLC/HDLC Tx CRC generator reset/
preset
s RTS synchronization to closing SDLC/HDLC flag
DTR/REQ deactivation delay significantly reduced
s External PCLK to RxC or TxC synchronization
requirement eliminated for PCLK divide-by-four
operation
BLOCK DIAGRAM
Other enhancements to improve the Am85C30 inter-
face capabilities include:
s Write data valid setup time to falling edge of WR
requirement eliminated
s Reduced INT response time
s Reduced access recovery time (tRC) to 3 PCLK
best case (3 1/2 PCLK worst case)
s Improved Wait timing
s Write Registers WR3, WR4, WR5, and WR10
made readable
s Lower priority interrupt masking without INTACK
s Complete SDLC/HDLC CRC character reception
Data
Control
8 CPU
Bus VO
5
Interrupt
Control Lines
Internal
Control
Logic
Channel
A
Registers
Internal Bus
Interrupt
Control
Logic
Channel
B
Registers
+5 V GND PCLK
RELATED AMD PRODUCTS
Part No.
Description
Am7960
80186
80286, 80C286
Coded Data Transceiver
Highly Integrated 16-Bit
Microprocessor
High-Performance 16-Bit
Microprocessor
Baud
Rate
Transmitter
Generator Receiver
10×19 Bit
Frame
Status
FIFO
Channel A
Control
Logic
Channel B
TxDA
RxDA
RTxCA
TRxCA
DTR/REQA
SYNCA
W/REQA
RTSA
CTSA
DCDA
TxDB
RxDB
RTxCB
TRxCB
DTR/REQB
SYNCB
W/REQB
RTSB
CTSB
DCDB
10216F-1
Part No.
Am9517A
5380, 53C80
80188
Am386®
Description
DMA Controller
SCSI Bus Controller
Highly Integrated 8-Bit
Microprocessor
High-Performance 32-Bit
Microprocessor
2 Am85C30









No Preview Available !

85C30 Даташит, Описание, Даташиты
CONNECTION DIAGRAMS
Top View
DIP
PLCC, LCC
AMD
D1
D3
D5
D7
INT
IEO
IEI
INTACK
+5 V
W/REQA
SYNCA
RTxCA
RxDA
TRxCA
TxDA
DTR/REQA
RTSA
CTSA
DCDA
PCLK
1 40
2 39
3 38
4 37
5 36
6 35
7 34
8 33
9 32
10 31
11 Am85C30 30
12 29
13 28
14 27
15 26
16 25
17 24
18 23
19 22
20 21
Note:
Pin 1 is marked for orientation.
D0
D2
D4
D6 IEO
RD IEI
WR INTACK
A/B +5 V
CE W/REQA
D/C SYNCA
GND
W/REQB
SYNCB
RTxCB
RxDB
TRxCB
RTxCA
RxDA
TRxCA
TxDA
NC
TxDB
DTR/REQB
RTSB
CTSB
DCDB
10216F-2
6 5 4 3 2 1 44 43 42 41 40
7 39
8 38
9 37
10 36
11 35
12 34
13 33
14 32
15 31
16 30
17 29
18 19 20 21 22 23 24 25 26 27 28
A/B
CE
D/C
NC
GND
W/REQB
SYNCB
RTxCB
RxDB
TRxCB
TxDB
10216F-3
LOGIC SYMBOL
Data
Bus
8
Bus Timing
and Reset
Control
Interrupt
D7–D0
RD
WR
A/B
CE
D/C
INT
INTACK
IEI
IE0
TxDA
RxDA
TRxCA
RTxCA
SYNCA
W/REQA
DTR/REQA
RTSA
CTSA
DCDA
TxDB
RxDB
TRxCB
RTxCB
SYNCB
W/REQB
DTR/REQB
RTSB
CTSB
DCDB
+5 V GND PCLK
Am85C30
Serial
Data
Channel
Clocks
Channel
Controls
for
Modem,
DMA, or
Other
Serial
Data
Channel
Clocks
Channel
Controls
for
Modem,
DMA, or
Other
10216F-4
3










Скачать PDF:

[ 85C30.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
85C30Enhanced Serial Communications ControllerAdvanced Micro Devices
Advanced Micro Devices

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск