DataSheet26.com

N74F373D PDF даташит

Спецификация N74F373D изготовлена ​​​​«Philips» и имеет функцию, называемую «Octal transparent latch 3-State».

Детали детали

Номер произв N74F373D
Описание Octal transparent latch 3-State
Производители Philips
логотип Philips логотип 

12 Pages
scroll

No Preview Available !

N74F373D Даташит, Описание, Даташиты
FAST PRODUCTS
74F373
Octal transparent latch (3-State)
74F374
Octal D flip-flop (3-State)
Product specification
IC15 Data Handbook
Philips Semiconductors
1994 Dec 05









No Preview Available !

N74F373D Даташит, Описание, Даташиты
Philips Semiconductors
Latch/flip-flop
Product specification
74F373/74F374
74F373 Octal transparent latch (3-State)
74F374 Octal D-type flip-flop (3-State)
FEATURES
8-bit transparent latch — 74F373
8-bit positive edge triggered register — 74F374
3-State outputs glitch free during power-up and power-down
Common 3-State output register
Independent register and 3-State buffer operation
SSOP Type II Package
DESCRIPTION
The 74F373 is an octal transparent latch coupled to eight 3-State
output devices. The two sections of the device are controlled
independently by enable (E) and output enable (OE) control gates.
The data on the D inputs is transferred to the latch outputs when the
enable (E) input is high. The latch remains transparent to the data
input while E is high, and stores the data that is present one setup
time before the high-to-low enable transition.
The 3-State output buffers are designed to drive heavily loaded
3-State buses, MOS memories, or MOS microprocessors.
The active low output enable (OE) controls all eight 3-State buffers
independent of the latch operation. When OE is low, latched or
transparent data appears at the output.
When OE is high, the outputs are in high impedance “off” state,
which means they will neither drive nor load the bus.
The 74F374 is an 8-bit edge triggered register coupled to eight
3-State output buffers. The two sections of the device are controlled
independently by clock (CP) and output enable (OE) control gates.
The register is fully edge triggered. The state of the D input, one
setup time before the low-to-high clock transition is transferred to the
corresponding flip-flop’s Q output.
The 3-State output buffers are designed to drive heavily loaded
3-State buses, MOS memories, or MOS microprocessors.
The active low output enable (OE) controls all eight 3-State buffers
independent of the register operation. When OE is low, the data in
the register appears at the outputs. When OE is high, the outputs
are in high impedance “off” state, which means they will neither drive
nor load the bus.
TYPE
74F373
TYPICAL
PROPAGATION
DELAY
4.5ns
TYPICAL SUPPLY
CURRENT
(TOTAL)
35mA
TYPE
74F374
TYPICAL fmax
165MHz
TYPICAL SUPPLY
CURRENT
(TOTAL)
55mA
ORDERING INFORMATION
DESCRIPTION
20-pin plastic DIP
20-pin plastic SOL
20-pin plastic SSOP type II
ORDER CODE
COMMERCIAL RANGE
VCC = 5V ±10%, Tamb = 0°C to +70°C
N74F373N, N74F374N
N74F373D, N74F374D
N74F373DB, N74374DB
PKG DWG #
SOT146-1
SOT163-1
SOT399-1
INPUT AND OUTPUT LOADING AND FAN OUT TABLE
PINS
DESCRIPTION
74F (U.L.)
HIGH/LOW
D0 - D7
Data inputs
1.0/1.0
E (74F373)
Enable input (active high)
1.0/1.0
OE Output enable inputs (active low)
1.0/1.0
CP (74F374)
Clock pulse input (active rising edge)
1.0/1.0
Q0 - Q7
3-State outputs
NOTE: One (1.0) FAST unit load is defined as: 20µA in the high state and 0.6mA in the low state.
150/40
LOAD VALUE
HIGH/LOW
20µA/0.6mA
20µA/0.6mA
20µA/0.6mA
20µA/0.6mA
3.0mA/24mA
December 5, 1994
2
853-0369 14383









No Preview Available !

N74F373D Даташит, Описание, Даташиты
Philips Semiconductors
Latch/flip-flop
Product specification
74F373/74F374
PIN CONFIGURATION – 74F373
OE 1
Q0 2
D0 3
D1 4
Q1 5
Q2 6
D2 7
D3 8
Q3 9
GND 10
20 VCC
19 Q7
18 D7
17 D6
16 Q6
15 Q5
14 D5
13 D4
12 Q4
11 E
LOGIC SYMBOL – 74F373
3 4 7 8 13 14 17 18
D0 D1 D2 D3 D4 D5 D6 D7
11 E
1 OE
Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7
VCC = Pin 20
GND = Pin 10
2 5 6 9 12 15 16 19
SF00251
IEC/IEEE SYMBOL – 74F373
1
EN1
11 EN2
3 2D 1
4
7
8
13
14
17
18
2
5
6
9
12
15
16
19
SF00252
SF00250
PIN CONFIGURATION – 74F374
OE
1
Q0 2
D0 3
D1
4
Q1
5
Q2 6
D2 7
D3 8
Q3 9
GND 10
20 VCC
19 Q7
18 D7
D6
17
Q6
16
15 Q5
14 D5
13 D4
12 Q4
11 CP
SF00253
IEC/IEE SYMBOL – 74F374
3 4 7 8 13 14 17 18
D0 D1 D2 D3 D4 D5 D6 D7
11 CP
1 OE
Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7
VCC = Pin 20
GND = Pin 10
2 5 6 9 12 15 16 19
SF00254
IEC/IEEE SYMBOL – 74F374
1 EN1
11 C2
3 2D 1
4
7
8
13
14
17
18
2
5
6
9
12
15
16
19
SF00255
December 5, 1994
3










Скачать PDF:

[ N74F373D.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
N74F373DOctal transparent latch 3-StatePhilips
Philips
N74F373DBOctal transparent latch 3-StatePhilips
Philips
N74F373NOctal transparent latch 3-StatePhilips
Philips

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск