DataSheet26.com

74F192 PDF даташит

Спецификация 74F192 изготовлена ​​​​«Fairchild» и имеет функцию, называемую «Up/Down Decade Counter with Separate Up/Down Clocks».

Детали детали

Номер произв 74F192
Описание Up/Down Decade Counter with Separate Up/Down Clocks
Производители Fairchild
логотип Fairchild логотип 

7 Pages
scroll

No Preview Available !

74F192 Даташит, Описание, Даташиты
April 1988
Revised March 1999
74F192
Up/Down Decade Counter with Separate Up/Down
Clocks
General Description
The 74F192 is an up/down BCD decade (8421) counter.
Separate Count Up and Count Down Clocks are used, and
in either counting mode the circuits operate synchronously.
The outputs change state synchronously with the LOW-to-
HIGH transitions on the clock inputs.
Separate Terminal Count Up and Terminal Count Down
outputs are used as the clocks for a subsequent stage
without extra logic, thus simplifying multistage counter
designs. Individual preset inputs allow the circuit to be used
as a programmable counter. Both the Parallel Load (PL)
and the Master Reset (MR) inputs asynchronously override
the clocks.
Features
s Guaranteed 4000V minimum ESD protection
Ordering Code:
Order Number Package Number
Package Description
74F192SJ
M16D
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F192PC
N16E
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbols
Connection Diagram
IEEE/IEC
© 1999 Fairchild Semiconductor Corporation DS009496.prf
www.fairchildsemi.com









No Preview Available !

74F192 Даташит, Описание, Даташиты
Unit Loading/Fan Out
Pin Names
Description
CPU
CPD
MR
PL
P0–P3
Q0–Q3
TCD
TCU
Count Up Clock Input (Active Rising Edge)
Count Down Clock Input (Active Rising Edge)
Asynchronous Master Reset Input (Active HIGH)
Asynchronous Parallel Load Input (Active LOW)
Parallel Data Inputs
Flip-Flop Outputs
Terminal Count Down (Borrow) Output (Active LOW)
Terminal Count Up (Carry) Output (Active LOW)
U.L.
HIGH/LOW
1.0/3.0
1.0/3.0
1.0/1.0
1.0/1.0
1.0/1.0
50/33.3
50/33.3
50/33.3
Input IIH/IIL
Output IOH/IOL
20 µA/1.8 mA
20 µA/1.8 mA
20 µA/0.6 mA
20 µA/0.6 mA
20 µA/0.6 mA
1 mA/20 mA
1 mA/20 mA
1 mA/20 mA
Functional Description
The 74F192 is an asynchronously presettable decade
counter. It contains four edge-triggered flip-flops, with inter-
nal gating and steering logic to provide master reset, indi-
vidual preset, count up and count down operations.
A LOW-to-HIGH transition on the CP input to each flip-flop
causes the output to change state. Synchronous switching,
as opposed to ripple counting, is achieved by driving the
steering gates of all stages from a common Count Up line
and a common Count Down line, thereby causing all state
changes to be initiated simultaneously. A LOW-to-HIGH
transition on the Count Up input will advance the count by
one; a similar transition on the Count Down input will
decrease the count by one. While counting with one clock
input, the other should be held HIGH, as indicated in the
Function Table. Otherwise, the circuit will either count by
twos or not at all, depending on the state of the first flip-
flop, which cannot toggle as long as either clock input is
LOW.
The Terminal Count Up (TCU) and Terminal Count Down
(TCD) outputs are normally HIGH. When the circuit has
reached the maximum count state 9, the next HIGH-to-
LOW transition of the Count Up Clock will cause TCU to go
LOW. TCU will stay LOW until CPU goes HIGH again, thus
effectively repeating the Count Up Clock, but delayed by
two gate delays. Similarly, the TCD output will go LOW
when the circuit is in the zero state and the Count Down
Clock goes LOW. Since the TC outputs repeat the clock
waveforms, they can be used as the clock input signals to
the next higher order circuit in a multistage counter.
TCU = Q0 • Q3 • CPU
TCD = Q0 • Q1 • Q2 • Q3 • CPD
The 74F192 has an asynchronous parallel load capability
permitting the counter to be preset. When the Parallel Load
(PL) and the Master Reset (MR) inputs are LOW, informa-
tion present on the Parallel Data input (P0–P3) is loaded
into the counter and appears on the outputs regardless of
the conditions of the clock inputs. A HIGH signal on the
Master Reset input will disable the preset gates, override
both clock inputs, and latch each Q output in the LOW
state. If one of the clock inputs is LOW during and after a
reset or load operation, the next LOW-to-HIGH transition of
that clock will be interpreted as a legitimate signal and will
be counted.
Function Table
MR PL CPU CPD
HX
X
X
LL X
X
LH H
L H
LH H
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
= LOW-to-HIGH Clock Transition
H
H
Mode
Reset (Asyn.)
Preset (Asyn.)
No Change
Count Up
Count Down
State Diagram
www.fairchildsemi.com
2









No Preview Available !

74F192 Даташит, Описание, Даташиты
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
3 www.fairchildsemi.com










Скачать PDF:

[ 74F192.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
74F190Up/Down Decade Counter with Preset and Ripple ClockFairchild
Fairchild
74F190Up/Down Decade Counter with Preset and Ripple ClockNational
National
74F190Up/Down Decade CounterNational Semiconductor
National Semiconductor
74F190Up/Down Decade Counter with Preset and Ripple Clock (Rev. A)Texas Instruments
Texas Instruments

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск