DataSheet26.com

74HC175PW PDF даташит

Спецификация 74HC175PW изготовлена ​​​​«Philips» и имеет функцию, называемую «Quad D-type flip-flop with reset positive-edge trigger».

Детали детали

Номер произв 74HC175PW
Описание Quad D-type flip-flop with reset positive-edge trigger
Производители Philips
логотип Philips логотип 

20 Pages
scroll

No Preview Available !

74HC175PW Даташит, Описание, Даташиты
INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT181
4-bit arithmetic logic unit
Product specification
Supersedes data of September 1993
File under Integrated Circuits, IC06
1998 Jun 10









No Preview Available !

74HC175PW Даташит, Описание, Даташиты
Philips Semiconductors
4-bit arithmetic logic unit
Product specification
74HC/HCT181
FEATURES
Full carry look-ahead for high-speed arithmetic
operation on long words
Provides 16 arithmetic operations: add, subtract,
compare, double, plus 12 others
Provides all 16 logic operations of two variables:
EXCLUSIVE-OR, compare, AND, NAND, NOR, OR plus
10 other logic operations
Output capability: standard,
A=B open drain
ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT181 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT181 are 4-bit high-speed parallel
Arithmetic Logic Units (ALU). Controlled by the four
function select inputs (S0 to S3) and the mode control input
(M), they can perform all the 16 possible logic operations
or 16 different arithmetic operations on active HIGH or
active LOW operands (see function table).
When the mode control input (M) is HIGH, all internal
carries are inhibited and the device3 performs logic
operations on the individual bits as listed. When M is LOW,
the carries are enabled and the “181” performs arithmetic
operations on the two 4-bit words. The “181” incorporates
full internal carry look-ahead and provides for either ripple
carry between devices using the Cn+4 output, or for carry
look-ahead between packages using the carry
propagation (P) and carry generate (G) signals. P and
G are not affected by carry in.
When speed requirements are not stringent, it can be used
in a simple ripple carry mode by connecting the carry
output (Cn+4) signal to the carry input (Cn) of the next unit.
For high-speed operation the device is used in conjunction
with the “182” carry look-ahead circuit. One carry
look-ahead package is required for each group of four
“181” devices. Carry look-ahead can be provided at
various levels and offers high-speed capability over
extremely long word lengths.
The comparator output (A=B) of the device goes HIGH
when all four function outputs (F0 to F3) are HIGH and can
be used to indicate logic equivalence over 4 bits when the
unit is in the subtract mode. A=B is an open collector
output and can be wired-AND with other A=B outputs to
give a comparison for more than 4 bits. The open drain
output A=B should be used with an external pull-up
resistor in order to establish a logic HIGH level. The A=B
signal can also be used with the Cn+4 signal to indicate
A > B and A < B.
The function table lists the arithmetic operations that are
performed without a carry in. An incoming carry adds a one
to each operation. Thus, select code LHHL generates
A minus B minus 1 (2s complement notation) without a
carry in and generates A minus B when a carry is applied.
Because subtraction is actually performed by
complementary addition (1s complement), a carry out
means borrow; thus, a carry is generated when there is no
under-flow and no carry is generated when there is
underflow.
As indicated, the “181” can be used with either active LOW
inputs producing active LOW outputs or with active HIGH
inputs producing active HIGH outputs.
For either case the table lists the operations that are
performed to the operands.
ORDERING INFORMATION
TYPE
NUMBER
74HC181N3;
74HCT181N3
74HC181N;
74HCT181N
74HC181D;
74HCT181D
NAME
DIP24
DIP24
SO24
PACKAGE
DESCRIPTION
plastic dual in-line package; 24 leads (300 mil)
plastic dual in-line package; 24 leads (600 mil)
plastic small outline package; 24 leads; body width 7.5 mm
VERSION
SOT222-1
SOT101-1
SOT137-1
1998 Jun 10
2









No Preview Available !

74HC175PW Даташит, Описание, Даташиты
Philips Semiconductors
4-bit arithmetic logic unit
Product specification
74HC/HCT181
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns
SYMBOL
PARAMETER
CONDITIONS
tPHL/ tPLH
CI
CPD
propagation delay
An or Bn to A=B
Cn to Cn+4
input capacitance
power dissipation capacitance
per L package
CL = 15 pF; VCC = 5 V
notes 1 and 2
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW):
PD = CPD × VCC2 × fi + (CL × VCC2 × fo) where:
fi = input frequency in MHz
fo = output frequency in MHz
(CL × VCC2 × fo) = sum of outputs
CL = output load capacitance in pF
VCC = supply voltage in V
2. For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC 1.5 V
TYPICAL
HC HCT
28 30
17 21
3.5 3.5
90 92
UNIT
ns
ns
pF
pF
Fig.1 Pin configuration.
Fig.2 Logic symbol.
1998 Jun 10
3
AB
Fig.3 IEC logic symbol.










Скачать PDF:

[ 74HC175PW.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
74HC175PWQuad D-type flip-flop with reset positive-edge triggerPhilips
Philips

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск