DataSheet26.com

74LVT16373 PDF даташит

Спецификация 74LVT16373 изготовлена ​​​​«Fairchild Semiconductor» и имеет функцию, называемую «Low Voltage 16-Bit Transparent Latch with 3-STATE Outputs».

Детали детали

Номер произв 74LVT16373
Описание Low Voltage 16-Bit Transparent Latch with 3-STATE Outputs
Производители Fairchild Semiconductor
логотип Fairchild Semiconductor логотип 

7 Pages
scroll

No Preview Available !

74LVT16373 Даташит, Описание, Даташиты
January 1999
Revised April 1999
74LVT16373 • 74LVTH16373
Low Voltage 16-Bit Transparent Latch with
3-STATE Outputs
General Description
The LVT16373 and LVTH16373 contain sixteen non-invert-
ing latches with 3-STATE outputs and is intended for bus
oriented applications. The device is byte controlled. The
flip-flops appear transparent to the data when the Latch
Enable (LE) is HIGH. When LE is LOW, the data that meets
the setup time is latched. Data appears on the bus when
the Output Enable (OE) is LOW. When OE is HIGH, the
outputs are in a high impedance state.
The LVTH16373 data inputs include bushold, eliminating
the need for external pull-up resistors to hold unused
inputs.
These latches are designed for low-voltage (3.3V) VCC
applications, but with the capability to provide a TTL inter-
face to a 5V environment. The LVT16373 and LVTH16373
are fabricated with an advanced BiCMOS technology to
achieve high speed operation similar to 5V ABT while
maintaining a low power dissipation.
Features
s Input and output interface capability to systems at 5V
VCC
s Bushold data inputs eliminate the need for external pull-
up resistors to hold unused inputs (74LVTH16373), also
available without bushold feature (74LVT16373).
s Live insertion/extraction permitted
s Power Up/Down high impedance provides glitch-free
bus loading
s Outputs source/sink 32 mA/+64 mA
s Functionally compatible with the 74 series 16373
s Latch-up performance exceeds 500 mA
Ordering Code:
Order Number
Package
Number
Package Descripion
74LVT16373MEA
MS48A
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300” Wide
74LVT16373MTD
MTD48
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
74LVTH16373MEA
MS48A
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300” Wide
74LVTH16373MTD
MTD48
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbol
© 1999 Fairchild Semiconductor Corporation DS012021.prf
www.fairchildsemi.com









No Preview Available !

74LVT16373 Даташит, Описание, Даташиты
Connection Diagram
Pin Descriptions
Pin Names
OEn
LEn
I0–I15
O0–O15
Description
Output Enable Input (Active LOW)
Latch Enable Input
Inputs
3-STATE Outputs
Truth Tables
Inputs
LE1 OE1
I0–I7
XH
X
HL
L
HL
H
LL
X
Outputs
O0–O7
Z
L
H
Oo
Inputs
Outputs
LE2 OE2
I8–I15
O8–O15
XH
X
Z
HL
L
L
HL
H
H
LL
X
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = HIGH Impedance
Oo = Previous output prior to HIGH to LOW transition of LE
Oo
Functional Description
The LVT16373 and LVTH16373 contain sixteen D-type latches with 3-STATE standard outputs. The device is byte con-
trolled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full
16-bit operation. The following description applies to each byte. When the Latch Enable (LEn) input is HIGH, data on the Dn
enters the latches. In this condition the latches are transparent, i.e, a latch output will change states each time its D input
changes. When LEn is LOW, the latches store information that was present on the D inputs a setup time preceding the
HIGH-to-LOW transition of LEn. The 3-STATE standard outputs are controlled by the Output Enable (OEn) input. When OEn
is LOW, the standard outputs are in the 2-state mode. When OEn is HIGH, the standard outputs are in the high impedance
mode but this does not interfere with entering new data into the latches.
www.fairchildsemi.com
2









No Preview Available !

74LVT16373 Даташит, Описание, Даташиты
Logic Diagrams
Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.
3 www.fairchildsemi.com










Скачать PDF:

[ 74LVT16373.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
74LVT16373Low Voltage 16-Bit Transparent Latch with 3-STATE OutputsFairchild Semiconductor
Fairchild Semiconductor
74LVT163733.3V LVT 16-bit transparent D-type latch 3-StateNXP Semiconductors
NXP Semiconductors
74LVT16373Low Voltage 16-Bit Transparent Latch with 3-STATE OutputsFairchild Semiconductor
Fairchild Semiconductor
74LVT16373A3.3V LVT 16-bit transparent D-type latch 3-StateNXP Semiconductors
NXP Semiconductors

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск