DataSheet26.com

CLC-CAPT-PCASM PDF даташит

Спецификация CLC-CAPT-PCASM изготовлена ​​​​«National Semiconductor» и имеет функцию, называемую «Data Capture Board Users Guide».

Детали детали

Номер произв CLC-CAPT-PCASM
Описание Data Capture Board Users Guide
Производители National Semiconductor
логотип National Semiconductor логотип 

15 Pages
scroll

No Preview Available !

CLC-CAPT-PCASM Даташит, Описание, Даташиты
www.DataSheet4U.com
N
CLC-CAPT-PCASM
Data Capture Board User’s Guide
October 2000
Section I. Introduction
The CLC3790093 Data Capture Board enables simple evaluation
of National Semiconductor’s High Speed Analog to Digital Con-
verters (ADCs) and the Diversity Receiver Chip Set (DRCS). The
Data Capture Board interfaces the outputs of these devices to the
standard serial port available on the back of most Personal
Computers (PCs). We have provided PC software to control the
data capture function and Matlab® scripts for data analysis.
Table of Contents
I. Introduction
II. Capturing Data from ADC
Evaluation Boards
III. Capturing Data from the DRCS
Evaluation Boards
IV. Data Analysis using Matlab
Script Files
A block diagram of the evaluation test bed is shown below.
The Data Capture Board contains a field-programmable gate
array (FPGA) that controls its operation. An EPROM configures
the FPGA after power is applied. The serial interface is provided
by a UART (Universal Asynchronous Receiver/Transmitter), an
oscillator, and a level translator IC. The captured data is stored in
either three 32K x 8 static RAMs (organized into 24-bit words) or
in a FIFO containing 32K 18-bit words. LEDs provide a visual
indication of activity. DIP switches and a jumper configure several
capture functions.
DataSheet4U.com
Section II. Capturing Data from ADC
Evaluation Boards
Getting Started
To use the Data Capture board to capture data from a National
Semiconductor Analog to Digital converter, you will need the
following hardware, software, and documentation.
DataShee
National Semiconductor
High-Speed Converter
Evaluation Test Bed
CLCXXXX
A/D Converter
Evaluation Board
Digital Receiver
Evaluation Board
DataSheet4U.com
© 2000 National Semiconductor Corporation
Printed in the U.S.A.
DataSheet4 U .com
Data
Capture
Board
http://www.national.com









No Preview Available !

CLC-CAPT-PCASM Даташит, Описание, Даташиты
www.DataSheet4U.com
BPF (Mineola, NY) passive lters are used for most of
FILTERED
SIGNAL
SOURCE
our converter testing.
8. Clock Source. If you wish to test the ADC with a xed
OPTIONAL
CLOCK SOURCE
clock frequency, you may install a standard TTL
oscillator in the socket provided on the evaluation
+5V
VCC
(2A)
VCC
GND Data
Capture
Board
Serial I/O
Clock
Data
CLK
Optional
TTL
Oscillator
Power
ADC
Evaluation
Board
10-16dBm
board. Otherwise, you will need to provide a low
phase noise sinewave or square wave clock source
at the appropriate SMA connector on the evaluation
board. An amplitude of 10 to 16dBm is recommended.
Here, again, the HP 8644B is a good choice.
64P I/O
CONNECTOR
Software
To PC Serial
COMM PORT #1 or #2
1. National Semiconductor Software. All of the
required software is provided on a CD-ROM. To
Hardware
install the software now, insert the CD-ROM into
1. CLC3790093 Data Capture Board
your computer and follow the directions. The default
(CLC-CAPT-PCASM)
installation copies all of the les to a directory called
2. CLCXXXX Evaluation Board. Several ADC products
c:\nsc. The data capture software is called
can be evaluated with this system. Each product
capture.exe.
has a unique evaluation board which plugs into the
data capture board. In order to determine the
compatibility of specic ADC evaluation boards to the
data capture board, please refer to the Basestation
A/D Converter Evaluation Board Interoperability Guide
available on our website at http://www.national.com/
appinfo/wbp.
2. Matlab. A copy of Matlab version 5.1 or later is
required to operate the analysis routines. If you
simply wish to capture data to a le on your
PC and process the data with your own analysis
software, then you will not need Matlab. For more
information about Matlab, please see their website
at http://www.mathworks.com.
3. Personal Computer. An IBM-Compatible PC running
3. Matlab script les. The Matlab script les for data
et4U.com
Windows® 95, Windows® 98, or Windows® NT. The
PC should have an available serial port capable of
analysis are located in the c:\nsc\mlesdirectory.
These script les are run from the Matlab command
operating at
labeled and
115,200
referred
baud.
to as
These
COM1
ports
and
CaOreMu2s.DuTaahtllaeySheet4U.pcorommpt.
captured data is stored in a le on the PC to allow Documentation
custom analysis.
Applicable product data sheets and user guides can be found
4. Serial Cable. A standard serial interface cable is on the provided CD-ROM, with the most current versions
provided. This cable connects the data capture available on our website at:
board to the PC.
http://www.national.com/appinfo/wbp
5. Power Supply. The data capture board requires a
single +5V supply. This power is applied at
connector J3. A 2-amp supply will provide enough
current for the evaluation board and the data
capture board. Note that the power for the
evaluation board is provided from the data capture
board through the 64-pin connector J1.
6. Input signal. You can provide any type of input
signal that you feel is appropriate to your system
testing. The data analysis software provided with the
data capture board is oriented toward analysis of
single tone sinewave inputs. Our recommendation
for high purity, low phase noise reference signal
sources is the Hewlett Packard HP8644B
synthesizer. It provides an excellent input stimulus
for evaluating ADC performance.
7. Bandpass or lowpass lter. Even with a good
sinewave source, you will need to lter out the
harmonics of the signal source. A bandpass lter
also enables ltering of the wideband noise of the
reference source. As an example, Allen Avionics
DataSheet4U.com
If you are evaluating the Diversity Receiver Chip Set,
please refer to Section III of this manual.
Operation of Data Capture Board
When evaluating the performance of an ADC, the data
capture board has two main modes of operation. In the
rst mode, data is captured from the evaluation board
under test at the full sample rate of the ADC. A
contiguous set of 32k data samples is captured into a
FIFO memory on the board, and then this data is moved
over to the PC at a slower rate. The data set is stored in a
le on the hard drive for later analysis. The data is stored
in an ASCII le in exactly the format that it is output from
the converter. For the CLC5957, the twos complement
12-Bit data is stored as numbers ranging from 0 to 4095.
In the case of the 14-bit CLC5958, the twos complement
data ranges from 0 to 16383. Each value is terminated
with a carriage return, hexadecimal 0D. Note that the
twos complement number can be converted to offset
binary by inverting the MSB. This is the rst step in the
Matlab routine for FFT analysis.
DataShee
http://www.national.com
DataSheet4 U .com
2









No Preview Available !

CLC-CAPT-PCASM Даташит, Описание, Даташиты
www.DataSheet4U.com
et4U.com
CLC5956 Data
Analog Input Condition
Ain- >> Ain - Full Scale
Ain- > Ain
- Mid Scale
Ain > Ain-
+ Mid Scale
Ain >> Ain- + Full Scale
CLC5958 Data
Analog Input Condition
Ain- >> Ain - Full Scale
Ain- > Ain
- Mid Scale
Ain > Ain-
+ Mid Scale
Ain >> Ain- + Full Scale
Offset Binary Number
0000 0000 0000
0111 1111 1111
1000 0000 0000
1111 1111 1111
Two's Complement
1000 0000 0000
1111 1111 1111
0000 0000 0000
1111 1111 1111
ASCII Value Stored
2048
4095
0
2047
Offset Binary Number
00 0000 0000 0000
01 0111 1111 1111
10 0000 0000 0000
11 1111 1111 1111
Two's Complement
10 0000 0000 0000
11 1111 1111 1111
00 0000 0000 0000
01 1111 1111 1111
ASCII Value Stored
8192
16383
0
8191
Clock
Data
12-18
Bits
RDY2
WCLK
FIFO
18-bits
32k depth
FPGA
UART
Serialized
Data Stream
J9
9-pin
Serial Cable
Connector
Histogram Mode
In the second mode of operation, the Histogrammode,
the data capture board operates as a hardware histo-
grammer. The board does not collect a contiguous record
from the ADC; instead, it compiles statistical information
J1
Eurocard
Connector
24
SRAM
24-bits
32k depth
FPGA Performs:
State Machine
Signal Format Conversion
Data Routing
Note: Primary data path shown.
Control lines not shown
by counting the number of times that the ADC
outputs each code. The most signicant 15 bits of the
Data Capture Board Block Diagram
converter dene 32K histogram bins. The MSB of the
data is inverted before being stored (all data is treated as
offset binary format). ADC data is aligned to the least
signicant bit, and unused higher bits are set to 0s. Each
DIP Switches
Five of the eight DIP switches are used to congure
several capture functions as follows.
bin is cleared initially. The ADC output code is used as
the address for the SRAM on the board, and as each
code is read by the Data Capture board, the data at that
location in the SRAM is read, incremented and written
back to the SRAM. This counting requires multiple clock
cycles, so the data is not counted in real time. In fact, 11
samples of data are missed for each sample that is
counted. The histogram capture terminates when a bin
DIP switch 1: This DIP switch species whether a
Diversity Receiver Evaluation Board or an
ADC Evaluation Board is attached to the Data
Capture Board.
ON ADC Evaluation Board is attached.
Captured data is aligned to the least signicant
bit with unused higher bits set to 0s.
reaches the count specied by DIP switches 4 and 5. The DIP switches 2 and 3: When DIP switch 1 is ON to
DataShee
32K histogram
port. If the
bin counts are
input signal
then returned
to the ADC
via
is
DthaetaspSeurhiraeelet4U.comiDnIdPicsawteitcthhaetsa2n aAnDdC3
Evaluation Board
specify the width
is
of
attached,
the ADC
sinusoid, then the histogram information can be
data so it can be aligned to the least signicant bit
compared to the theoretical probability density of a
and unused higher bits can be set to 0s.
sinusoid and the linearity of the ADC can be calculated.
The supplied Matlab script DNL_INL uses this method.
Please refer to the IEEE Standard for Digitizing Waveform
Recorders (IEEE Std 1057-1994) for more information
about this technique.
Switch:
2
OFF
OFF
ON
3
OFF
ON
OFF
Number of Bits in ADC
18
16
14
Hardware Conguration
ON ON
12
Jumpers
The data capture board has 2 jumpers that must be
congured before use. The rst jumper, WCLK, selects
the clock source for the FIFO. When capturing data from
an ADC evaluation board, WCLK should be set to
DIP switches 4 and 5: These DIP switches specify the
maximum histogram bin count. The histogram
capture terminates when any bin reaches the count
specied by these switches.
RDY2. This selects the DR (Data Ready) clock line from
the ADC evaluation board pin 20B. The second jumper,
VCCD, sets the supply voltage for the ADC output buff-
ers. Unless the ADC evaluation board instructions specify
otherwise, this jumper should be set to +5.
Switch:
4
OFF
OFF
ON
ON
5
OFF
ON
OFF
ON
Maximum Count
16384
8192
4096
2048
DataSheet4U.com
A maximum count of 16384 corresponds to approxi-
mately 2.5 million total samples for a 12-Bit ADC. The
capture is very fast (on the order of 1 second for a 52
MSPS clock rate) so there is not much advantage in set-
ting the switches for a lower maximum count. The other
settings are more useful for the DRCS evaluations
because the effective clock rate can become very low
with certain output formats and decimation ratios.
DataSheet4 U .com
3 http://www.national.com










Скачать PDF:

[ CLC-CAPT-PCASM.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
CLC-CAPT-PCASMData Capture Board Users GuideNational Semiconductor
National Semiconductor
CLC-CAPT-PCASMCLC-CAPT-PCASM Data Capture Board User Guide (Rev. B)Texas Instruments
Texas Instruments

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск