DataSheet26.com

74AUP1G17 PDF даташит

Спецификация 74AUP1G17 изготовлена ​​​​«NXP Semiconductors» и имеет функцию, называемую «Low-power Schmitt-trigger buffer».

Детали детали

Номер произв 74AUP1G17
Описание Low-power Schmitt-trigger buffer
Производители NXP Semiconductors
логотип NXP Semiconductors логотип 

20 Pages
scroll

No Preview Available !

74AUP1G17 Даташит, Описание, Даташиты
www.DataSheet4U.com
74AUP1G17
Low-power Schmitt-trigger buffer
Rev. 01 — 26 July 2005
Product data sheet
1. General description
The 74AUP1G17 is a high-performance, low-power, low-voltage, Si-gate CMOS device,
superior to most advanced CMOS compatible TTL families.
Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall
times across the entire VCC range from 0.8 V to 3.6 V.
This device ensures a very low static and dynamic power consumption across the entire
VCC range from 0.8 V to 3.6 V.
This device is fully specified for partial Power-down applications using IOFF.
The IOFF circuitry disables the output, preventing the damaging backflow current through
the device when it is powered down.
The 74AUP1G17 provides the single Schmitt-trigger buffer. It is capable of transforming
slowly changing input signals into sharply defined, jitter-free output signals.
2. Features
s Wide supply voltage range from 0.8 V to 3.6 V
s High noise immunity
s Complies with JEDEC standards:
x JESD8-12 (0.8 V to 1.3 V)
x JESD8-11 (0.9 V to 1.65 V)
x JESD8-7 (1.2 V to 1.95 V)
x JESD8-5 (1.8 V to 2.7 V)
x JESD8-B (2.7 V to 3.6 V)
s ESD protection:
x HBM JESD22-A114-C exceeds 2000 V
x MM JESD22-A115-A exceeds 200 V
x CDM JESD22-C101-C exceeds 1000 V
s Low static power consumption; ICC = 0.9 µA (maximum)
s Latch-up performance exceeds 100 mA per JESD 78 Class II
s Inputs accept voltages up to 3.6 V
s Low noise overshoot and undershoot < 10 % of VCC
s IOFF circuitry provides partial Power-down mode operation
s Multiple package options
s Specified from 40 °C to +85 °C and 40 °C to +125 °C









No Preview Available !

74AUP1G17 Даташит, Описание, Даташиты
Philips Semiconductors
74AUP1G17
Low-power Schmitt-trigger buffer
3. Quick reference data
Table 1: Quick reference data
GND = 0 V; Tamb = 25 °C; tr = tf 3 ns.
Symbol Parameter
Conditions
tPHL, tPLH propagation delay
A to Y
CL = 5 pF; RL = 1 M;
VCC = 0.8 V
CL = 5 pF; RL = 1 M;
VCC = 1.1 V to 1.3 V
CL = 5 pF; RL = 1 M;
VCC = 1.4 V to 1.6 V
CL = 5 pF; RL = 1 M;
VCC = 1.65 V to 1.95 V
CL = 5 pF; RL = 1 M;
VCC = 2.3 V to 2.7 V
CL = 5 pF; RL = 1 M;
VCC = 3.0 V to 3.6 V
Ci input capacitance
CPD power dissipation VCC = 1.8 V; f = 10 MHz
capacitance
VCC = 3.3 V; f = 10 MHz
Min
-
2.9
2.5
2.2
2.0
1.9
-
[1] [2] -
[1] [2] -
[1] CPD is used to determine the dynamic power dissipation (PD in µW).
PD = CPD × VCC2 × fi × N + Σ(CL × VCC2 × fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in V;
N = number of inputs switching;
Σ(CL × VCC2 × fo) = sum of the outputs.
[2] The condition is VI = GND to VCC.
4. Ordering information
Typ Max Unit
19.0 -
ns
5.7 11.7 ns
4.2 7.2 ns
3.6 5.9 ns
3.0 4.8 ns
2.8 4.3 ns
0.8 -
4.5 -
6.0 -
pF
pF
pF
Table 2: Ordering information
Type number
Package
Temperature range Name
74AUP1G17GW 40 °C to +125 °C TSSOP5
74AUP1G17GM 40 °C to +125 °C XSON6
Description
Version
plastic thin shrink small outline package; 5 leads;
body width 1.25 mm
SOT353-1
plastic extremely thin small outline package; no leads; SOT886
6 terminals; body 1 × 1.45 × 0.5 mm
5. Marking
Table 3: Marking
Type number
74AUP1G17GW
74AUP1G17GM
Marking code
pJ
pJ
9397 750 14677
Product data sheet
Rev. 01 — 26 July 2005
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
2 of 20









No Preview Available !

74AUP1G17 Даташит, Описание, Даташиты
Philips Semiconductors
6. Functional diagram
74AUP1G17
Low-power Schmitt-trigger buffer
A
2
Y
4
mnb150
Fig 1. Logic symbol
24
mnb151
Fig 2. IEC logic symbol
A
Fig 3. Logic diagram
7. Pinning information
7.1 Pinning
n.c. 1
5 VCC
A2
17
GND 3
4Y
001aab808
Fig 4. Pin configuration SOT353-1
(TSSOP5)
7.2 Pin description
Table 4:
Symbol
n.c.
A
GND
Y
n.c.
VCC
Pin description
Pin
TSSOP5
1
2
3
4
-
5
XSON6
1
2
3
4
5
6
Y
mnb152
17
n.c. 1
6 VCC
A2
5 n.c.
GND 3
4Y
001aab809
Transparent top view
Fig 5. Pin configuration SOT886 (XSON6)
Description
not connected
data input A
ground (0 V)
data output Y
not connected
supply voltage
9397 750 14677
Product data sheet
Rev. 01 — 26 July 2005
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
3 of 20










Скачать PDF:

[ 74AUP1G17.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
74AUP1G11Low-power 3-input AND gateNXP Semiconductors
NXP Semiconductors
74AUP1G125Low-power buffer/line driver 3-stateNXP Semiconductors
NXP Semiconductors
74AUP1G125SINGLE BUFFER GATEDiodes
Diodes
74AUP1G126Low-Power buffer/line driver 3-stateNXP Semiconductors
NXP Semiconductors

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск