HD74SSTV16857 PDF даташит
Спецификация HD74SSTV16857 изготовлена «Hitachi Semiconductor» и имеет функцию, называемую «1:1 14-bit SSTL-2 Registered Buffer». |
|
Детали детали
Номер произв | HD74SSTV16857 |
Описание | 1:1 14-bit SSTL-2 Registered Buffer |
Производители | Hitachi Semiconductor |
логотип |
16 Pages
No Preview Available ! |
www.DataSheet4U.com
HD74SSTV16857
1:1 14-bit SSTL_2 Registered Buffer
ADE-205-336F (Z)
Rev.6
June. 2001
Description
The HD74SSTV16857 is a 14-bit registered buffer designed for 2.3 V to 2.7 V Vcc operation and
LVCMOS reset (RESET) input / SSTL_2 data (D) inputs and CLK input.
Data flow from D to Q is controlled by differential clock pins (CLK, CLK) and the RESET. Data is
triggered on the positive edge of the positive clock (CLK), and the negative clock (CLK) must be used to
maintain noise margins. When RESET is low, all registers are reset and all outputs are low.
To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held
in the low state during power up.
Features
• Supports LVCMOS reset (RESET) input / SSTL_2 data (D) inputs and CLK input
• Differential SSTL_2 (Stub series terminated logic) CLK signal
• Flow through architecture optimizes PCB layout
• Package type
Package type
TSSOP-48 pin
TVSOP-48 pin
Package code
TTP-48DB
TTP-48DEV
Package suffix
T
N
Taping code
EL (1,000 pcs / Reel)
EL (1,000 pcs / Reel)
No Preview Available ! |
HD74SSTV16857
Function Table
Inputs
Output Q
RESET
CLK
CLK
D
L XXXL
H↓ ↑ HH
H
H
H:
L:
X:
↑:
↓:
Note:
↓↑LL
High level
L or H
H or L
X
Q *1
0
Low level
Immaterial
Low to high transition
High to low transition
1. Output level before the indicated steady state input conditions were established.
Rev.6, Jun. 2001, page 2 of 15
No Preview Available ! |
Pin Arrangement
Q1 1
Q2 2
GND 3
VDDQ 4
Q3 5
Q4 6
Q5 7
GND 8
VDDQ 9
Q6 10
Q7 11
VDDQ 12
GND 13
Q8 14
Q9 15
VDDQ 16
GND 17
Q10 18
Q11 19
Q12 20
VDDQ 21
GND 22
Q13 23
Q14 24
HD74SSTV16857
(Top view)
48 D1
47 D2
46 GND
45 VCC
44 D3
43 D4
42 D5
41 D6
40 D7
39 CLK
38 CLK
37 VCC
36 GND
35 VREF
34 RESET
33 D8
32 D9
31 D10
30 D11
29 D12
28 VCC
27 GND
26 D13
25 D14
Rev.6, Jun. 2001, page 3 of 15
Скачать PDF:
[ HD74SSTV16857.PDF Даташит ]
Номер в каталоге | Описание | Производители |
HD74SSTV16857 | 1:1 14-bit SSTL-2 Registered Buffer | Hitachi Semiconductor |
Номер в каталоге | Описание | Производители |
TL431 | 100 мА, регулируемый прецизионный шунтирующий регулятор |
Unisonic Technologies |
IRF840 | 8 А, 500 В, N-канальный МОП-транзистор |
Vishay |
LM317 | Линейный стабилизатор напряжения, 1,5 А |
STMicroelectronics |
DataSheet26.com | 2020 | Контакты | Поиск |