DataSheet26.com

74AUP1G3208 PDF даташит

Спецификация 74AUP1G3208 изготовлена ​​​​«NXP Semiconductors» и имеет функцию, называемую «Low Power 3-Input OR-AND Gate».

Детали детали

Номер произв 74AUP1G3208
Описание Low Power 3-Input OR-AND Gate
Производители NXP Semiconductors
логотип NXP Semiconductors логотип 

16 Pages
scroll

No Preview Available !

74AUP1G3208 Даташит, Описание, Даташиты
www.DataSheet4U.com
74AUP1G3208
Low-power 3-input OR-AND gate
Rev. 01 — 29 November 2006
Product data sheet
1. General description
The 74AUP1G3208 is a high-performance, low-power, low-voltage, Si-gate CMOS device,
superior to most advanced CMOS compatible TTL families.
Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall
times across the entire VCC range from 0.8 V to 3.6 V.
This device ensures a very low static and dynamic power consumption across the entire
VCC range from 0.8 V to 3.6 V.
This device is fully specified for partial power-down applications using IOFF.
The IOFF circuitry disables the output, preventing the damaging backflow current through
the device when it is powered down.
The 74AUP1G3208 provides the Boolean function: Y = (A + B) × C. The user can choose
the logic functions OR, AND and OR-AND. All inputs can be connected to VCC or GND.
2. Features
s Wide supply voltage range from 0.8 V to 3.6 V
s High noise immunity
s Complies with JEDEC standards:
x JESD8-12 (0.8 V to 1.3 V)
x JESD8-11 (0.9 V to 1.65 V)
x JESD8-7 (1.2 V to 1.95 V)
x JESD8-5 (1.8 V to 2.7 V)
x JESD8-B (2.7 V to 3.6 V)
s ESD protection:
x HBM JESD22-A114-D Class 3A exceeds 5000 V
x MM JESD22-A115-A exceeds 200 V
x CDM JESD22-C101-C exceeds 1000 V
s Low static power consumption; ICC = 0.9 µA (maximum)
s Latch-up performance exceeds 100 mA per JESD 78 Class II
s Inputs accept voltages up to 3.6 V
s Low noise overshoot and undershoot < 10 % of VCC
s IOFF circuitry provides partial Power-down mode operation
s Multiple package options
s Specified from 40 °C to +85 °C and 40 °C to +125 °C









No Preview Available !

74AUP1G3208 Даташит, Описание, Даташиты
www.DataSheet4U.com
NXP Semiconductors
74AUP1G3208
Low-power 3-input OR-AND gate
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range Name
74AUP1G3208GW 40 °C to +125 °C SC-88
74AUP1G3208GM 40 °C to +125 °C XSON6
74AUP1G3208GF 40 °C to +125 °C XSON6
Description
Version
plastic surface-mounted package; 6 leads
SOT363
plastic extremely thin small outline package; no leads; SOT886
6 terminals; body 1 × 1.45 × 0.5 mm
plastic extremely thin small outline package; no leads; SOT891
6 terminals; body 1 × 1 × 0.5 mm
4. Marking
Table 2. Marking
Type number
74AUP1G3208GW
74AUP1G3208GM
74AUP1G3208GF
5. Functional diagram
Marking code
a2
a2
a2
Fig 1. Logic symbol
6. Pinning information
6.1 Pinning
1
A
3
B
C6
4
Y
001aad501
74AUP1G3208
A1
6C
GND 2
5 VCC
B3
4Y
001aad500
Fig 2. Pin configuration SOT363
(SC-88)
74AUP1G3208
A1
6C
GND 2
5 VCC
B3
4Y
001aad507
Transparent top view
Fig 3. Pin configuration SOT886
(XSON6)
74AUP1G3208
A1
6C
GND 2
5 VCC
B3
4Y
001aad506
Transparent top view
Fig 4. Pin configuration SOT891
(XSON6)
74AUP1G3208_1
Product data sheet
Rev. 01 — 29 November 2006
© NXP B.V. 2006. All rights reserved.
2 of 16









No Preview Available !

74AUP1G3208 Даташит, Описание, Даташиты
www.DataSheet4U.com
NXP Semiconductors
74AUP1G3208
Low-power 3-input OR-AND gate
6.2 Pin description
Table 3.
Symbol
A
GND
B
Y
VCC
C
Pin description
Pin
1
2
3
4
5
6
Description
data input A
ground (0 V)
data input B
data output Y
supply voltage
data input C
7. Functional description
Table 4.
Input
C
L
L
L
L
H
H
H
H
Function table[1]
B
L
L
H
H
L
L
H
H
[1] H = HIGH voltage level;
L = LOW voltage level.
7.1 Logic configurations
Table 5. Function selection table
Logic function
2-input AND
2-input OR
3-input gate with the Boolean function: Y = (A + B) × C
Output
AY
LL
HL
LL
HL
LL
HH
LH
HH
Figure
see Figure 5 and Figure 6
see Figure 7
see Figure 8
B
C
Y
16
VCC
C
25
B 34 Y
001aad502
Fig 5. 2-input AND gate
A
C
Y VCC
A 16 C
25
34 Y
001aad503
Fig 6. 2-input AND gate
74AUP1G3208_1
Product data sheet
Rev. 01 — 29 November 2006
© NXP B.V. 2006. All rights reserved.
3 of 16










Скачать PDF:

[ 74AUP1G3208.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
74AUP1G3208Low Power 3-Input OR-AND GateNXP Semiconductors
NXP Semiconductors

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск