|
|
PDF HI3256 Data sheet ( Hoja de datos )
| Número de pieza | HI3256 | |
| Descripción | Flash A/D Converter | |
| Fabricantes | Intersil Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de HI3256 (archivo pdf) en la parte inferior de esta página. Total 16 Páginas | ||
|
No Preview Available !
Data Sheet
HI3256
June 1999 File Number 4642.1
8-Bit, 120MSPS, Flash A/D Converter
The HI3256 is an 8-bit, high-speed, flash analog-to-digital
converter optimized for high speed, low power, and ease of
use. With a 120MSPS encode rate capability and full-power
analog bandwidth of 250MHz, this component is ideal for
applications requiring the highest possible dynamic
performance.
To minimize system cost and power dissipation, only a +5V
power supply is required. The HI3256 clock input interfaces
directly to TTL, ECL or PECL logic and will operate with single-
ended inputs. The user may select 16-bit demultiplexed output
or 8-bit single channel digital outputs. The demultiplexed mode
interleaves the data through two 8-bit channels at 1/2 the clock
rate. Operation in demultiplexed mode reduces the speed and
cost of external digital interfaces, while allowing the A/D
converter to be clocked to the full 120MSPS conversion rate.
Fabricated with an advanced Bipolar process, the HI3256 is
provided in a space-saving 48-lead LQFP surface mount
plastic package and is specified over the -20oC to 75oC
temperature range.
Ordering Information
www.DataSheet4U.com PART
NUMBER
HI3256JCQ
TEMP. RANGE
(oC) PACKAGE
-20 to 75 48 Ld LQFP
PKG. NO.
Q48.7x7-S
Features
• Differential Linearity Error. . . . . . . . . . . . . . . . . . ±0.5 LSB
• Integral Linearity Error . . . . . . . . . . . . . . . . . . . . ±0.5 LSB
• Low Input Capacitance . . . . . . . . . . . . . . . . . . . . . . . 10pF
• Wide Analog Input Bandwidth . . . . . . . . . . . . . . . 250MHz
• Low Power Consumption . . . . . . . . . . . . . . . . . . . 500mW
• Output Voltage Control Function (VOCLP pin)
• 1:2 Demultiplexed Output Pin
• Internal 1/2 Frequency Divider Circuit (w/Reset Function)
• CLK/2 Clock Output
• Compatible with PECL, ECL and TTL Digital Input Levels
• Direct Replacement for Sony CXA3256R
Applications
• LCD/PDP Monitors and Projectors (RGB Video)
• Digital Oscilloscopes
• Digital Communications (QPSK, QAM)
• Magnetic Recording (PRML)
Pinout
HI3256 (LQFP)
TOP VIEW
DVEE3
VRB
AGND
VRM1
AVCC
VIN
VRM2
AVCC
VRM3
AGND
VRT
DGND3
48 47 46 45 44 43 42 41 40 39 38 37
1 36
2 35
3 34
4 33
5 32
6 31
7 30
8 29
9 28
10 27
11 26
12 25
13 14 15 16 17 18 19 20 21 22 23 24
PBD3
PBD2
PBD1
PBD0
DGND2
DVCC2
DVCC1
DGND1
PAD7
PAD6
PAD5
PAD4
1 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
1 page  
HI3256
Electrical Specifications DVCC1, 2, AVCC, DGND3 = +5V, DGND1, 2, AGND, DVEE3 = 0V, VRT = 4V, VRB = 2V, TA = 25oC (Continued)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
AVCC Pin Supply Current, AICC
DVCC1 Pin Supply Current, DICC1
DVCC2 Pin Supply Current, DICC2
DGND3 Pin Supply Current, IEE
Power Consumption, PD*6
45 - 87 mA
20 - 36 mA
5 - 15 mA
0.5 - 1.5 mA
400 500 700 mW
POWER SUPPLY IN POWER SAVING MODE (PS = 0)
Total Supply Current, PS ICC + IEE
AVCC Pin Supply Current, PS AICC
DVCC1 Pin Supply Current, PS DICC1
DVCC2 Pin Supply Current, PS DICC2
DGND3 Pin Supply Current, PS IEE
Power Consumption, PS PD*6
- - 5 mA
- - 1.5 mA
- - 1.5 mA
- - 1.5 mA
- - 0.5 mA
- - 25 mW
NOTES:
3. RREF: Resistance value between VRT and VRB.
4. IREF = V-----R--R--T---R--–--E--V--F--R-----B- .
5. t = -f-1C--- .
6. The unit of measure TPS: Times Per Sample.
7. PD = (ICC + IEE) • VCC + (---V----R----T-V----R–----E-V---F-R----B----)--2-- .
Timing Diagrams
VIN
CLK
PAD0 TO D7
PBD0 TO D7
CLK OUT
N-1
tDS
t
N+2
N+3
N N+1
tPW1 tPW0
tDCLK
2V
0.8V
tD02
N-2
N-1
tD01
t + 1ns
2V
0.8V
2V
0.8V
N
2V
0.8V
N+1
N+2
N+3
RESET PULSE
tPWR
FIGURE 1. DEMUX MODE TIMING CHART (SELECT1 = VCC)
5
5 Page 
DIGITAL INPUT LEVEL
PECL
TTL
HI3256
TABLE 3. LOGIC INPUT LEVEL AND POWER SUPPLY SETTINGS
DVEE3
0V
DGND3
+5V
SUPPLY VOLTAGE
+5V
0V +5V
+5V
APPLICATION CIRCUITS
Figures 18, 20
Figures 19, 21
CLK
HI3256
CLK A
RESETN
CLK
8 BITS
CLKOUT
DATA
HI3256
CLK B
RESETN
8 BITS
CLKOUT
DATA
FIGURE 9. WHEN THE RESET PULSE IS NOT USED
CLK
RESET PULSE
HI3256
CLK A
RESETN
8 BITS
CLK
RESET
PULSE
CLKOUT
DATA
HI3256
CLK B
RESETN
8 BITS
CLKOUT
DATA
FIGURE 10. WHEN THE RESET PULSE IS USED
Typical Performance Curves
110
105
100
95
90
-25 25
TA, AMBIENT TEMPERATURE (oC)
FIGURE 11. CURRENT CONSUMPTION vs AMBIENT
TEMPERATURE CHARACTERISTICS
75
110
105
100
95
fIN
=
fCLK
4
-1kHz
90 DMUX MODE
CL = 5pF
0 60
fC, CONVERSION RATE (MSPS)
120
FIGURE 12. CURRENT CONSUMPTION vs CONVERSION
RATE CHARACTERISTICS RESPONSE
11
11 Page | ||
| Páginas | Total 16 Páginas | |
| PDF Descargar | [ Datasheet HI3256.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| HI3256 | Flash A/D Converter | Intersil Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |