DataSheet26.com

CH7023 PDF даташит

Спецификация CH7023 изготовлена ​​​​«Chrontel» и имеет функцию, называемую «(CH7023 / CH7024) TV Encoder».

Детали детали

Номер произв CH7023
Описание (CH7023 / CH7024) TV Encoder
Производители Chrontel
логотип Chrontel логотип 

10 Pages
scroll

No Preview Available !

CH7023 Даташит, Описание, Даташиты
www.DataSheet4U.com
Chrontel
CH7023/CH7024
Brief Datasheet
CH7023/CH7024 TV Encoder
Features
TV encoder targeting handheld and similar systems
Support for NTSC, PAL
Video output support for CVBS or S-video
Macrovision7.1.L1 copy protection support for
SDTV (CH7023 only)
Programmable 24-bit/18-bit/16-bit/15-bit/12-bit/8-bit
digital input interface supporting various RGB and
YCrCb (e.g. RGB565, RGB666, RGB888, ITU656
like YCrCb, etc.) input data formats
Support for input resolutions up to 720x480 and
720x576 (e.g. 220x176, 320x240, 640x480, 720x480,
720x576, etc.)
Adjustable brightness, contrast, hue and saturation.
Detect TV / Monitor connection
Two high quality10-bit video DAC outputs
Fully programmable through serial port
Flexible pixel clock frequency from graphics
controller (2.3MHz—64MHz)
Flexible input clock on the crystal or oscillator
(2.3MHz—64MHz)
Flexible up and down scaling on the display
Master and slave mode
Offered in 48-pin LQFP and 49-pin TFBGA Package
IO voltage and SPC/SPD from 1.2V to 3.3V
Programmable power management
Power down current less than 20uA typical
Power consumption of <150mW for one CVBS
output, single terminated and <350mW for two DAC
outputs, double terminated.
General Description
The CH7023/CH7024 is a TV encoder device targeting
handheld, portable video applications such as digital
still cameras and similar portable embedded systems.
The device is able to encode the video signals and
generate synchronization signals for NTSC and PAL
standards.
Supported TV output formats are NTSC-M, NTSC-J,
NTSC-433, PAL-B/D/G/A/I, PAL-M, PAL-N and PAL-
60.
The device accepts different data formats including
RGB and YCrCb (e.g. RGB565, RGB666, RGB888,
ITU656 like YCrCb, etc.) via 24 bit/18 bit/15 bit /12 bit
/8 bit multiplexed digital inputs. Most embedded
controllers are supported. The I/O interface voltage
between CH7023/CH7024 and digital video source
controller can be selected by the I/O supply voltage
(VDDIO). The I/O supply voltage range is from 1.2V to
3.3V. The digital input voltage will follow the I/O
supply voltage.
CH7023/CH7024 is offered in both 48-pin LQFP
package (7 x 7 mm) and 49-pin TFBGA package (6 x 6
mm). CH7023/CH7024 48-pin LQFP package comes
with fixed single serial port address while 49-pin
TFBGA package provide two user selectable serial port
addresses via AS pin pull up or pull down option. Refer
to application note AN-98 for more information.
XIN/FIN,XO
XCLK
P-OUT
2
PLL
H,V
DE
D[23:0]
2
24
Data Demux
CSC
Line Memory
Based Scaler
Sync
Generation
TV Signal
Formatter
Serial Port
Control
DAC 0
DAC 1
Two
10-bit DAC’s
RESET*
SPC
SPD
AS
CVBS
Y
C
ISET
Figure 1: CH7023/CH7024 Block Diagram
209-0000-062 Rev. 1.14, 6/8/2007
1









No Preview Available !

CH7023 Даташит, Описание, Даташиты
www.DataSheet4U.com
CHRONTEL
CH7023/CH7024
1.0 PIN-OUT
There are two major differences between CH7023/CH7024 48-pin LQFP and 49-pin TFBGA in pin-out: the video
DACs output and the serial port address option using AS pin.
The CH7023/CH7024 48-pin LQFP comes with three video output pins, primary CVBS (pin 28), S-video Y (pin 27)
and secondary CVBS or S-video C (pin 26). The CH7023/CH7024 49-pin TFBGA comes with two video outputs,
primary CVBS or S-video Y (pin E5) and secondary CVBS or S-video C (pin F6).
The CH7023/CH7024 48-pin LQFP package comes with fixed single serial port address (76h – 7 bit address) while the
CH7023/CH7024 49-pin TFBGA package provides two user selectable serial port addresses via AS pin pull up or pull
down option.
1.1 Package Diagram
1.1.1 The 48-pin LQFP Package Diagram
D[7]
D[8]
D[9]
D[10]
D[11]
D[12]
D[13]
D[14]
D[15]
D[16]
D[17]
D[18]
1
2
3
4
5
6
7
8
9
10
11
12
Chrontel
CH7023/CH7024
36 AGND
35 XO
34 XI/FIN
33 AVDD
32 AVDD_PLL
31 AGND_PLL
30 ISET
29 AGND_DAC
28 CVBS
27 Y
26 C/CVBS
25 AVDD_DAC
.
2
Figure 2: 48-LQFP Package (top view)
209-0000-062 Rev. 1.14, 6/8/2007









No Preview Available !

CH7023 Даташит, Описание, Даташиты
www.DataSheet4U.com
CHRONTEL
1.1.2
The 49-pin TFBGA Package Diagram
1234
CH7023/CH7024
567
A
D8
D7
D5
D2
XCLK
VDDI
O
P-OUT
B
D10 D9 D6 D1
H
XO
AGN
D
C
D12 D11
D3
D0
XI
AVDD
_PLL
AVDD
AGN
AGN
D
D15 D13
D4
V
ISET
D_PL
D_DA
LC
E
D18
D16
D17
D14
CVBS
/Y
NC
AVDD
_DAC
F
D19
D21
D22
D23
SPD
CVBS
/C
AS
G
D20
VDD
GND
DE
SPC
RESE
T*
NC
Figure 3: 49-Pin TFBGA Package (top view)
209-0000-062 Rev. 1.14, 6/8/2007
3










Скачать PDF:

[ CH7023.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
CH7021ASDTV / HDTV EncoderChrontel
Chrontel
CH7023(CH7023 / CH7024) TV EncoderChrontel
Chrontel
CH7024(CH7023 / CH7024) TV EncoderChrontel
Chrontel
CH7025TV/VGA EncoderChrontel
Chrontel

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск