|
|
PDF HFDOM40S6Rxxx Data sheet ( Hoja de datos )
| Número de pieza | HFDOM40S6Rxxx | |
| Descripción | 40Pin Flash Disk Module | |
| Fabricantes | Hanbit Electronics | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de HFDOM40S6Rxxx (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
HANBit
HFDOM40S6Rxxx
40Pin Flash Disk Module Min.128MB ~ Max.4G,
True IDE Interface
1. PRODUCT OVERVIEW
GENERAL DESCRIPTION
The HFDOM40S6Rxxx series 40Pin Flash Disk Module is a flash technology based with True IDE interface flash
memory card. It is constructed with flash disk controller chip and NAND-type (Samsung) flash memory device. The
HFDOM40S6R-xxx series operates in both 3.3-Volt and 5.0-Volt power supplies. It comes in capacity of
128,256,384,512,640,768,1G,1.5G,2G,3Gand up to 4GByte formatted 40Pin type .
www.DataSheet4UB.ycoomptimizing flash memory management, the life of this HFDOM40S6Rxxx series can be extended to its maximum level.
Because the ECC function is included, the correctness of data transfer between the HFDOM40S6Rxxx series and a True
IDE compatible interface device can be guaranteed.
The HFDOM40S6Rxxx series is fully compatible with applications such as CPU card / board, set top box, industry /
military PC / Notebook, security equipment, measuring instrument and embedded systems.
FEATURES
- ATA / True IDE compatible host interface
- ATA command set compatible
- Automatic sensing of PC Card ATA or true IDE host interface.
- Very high performance, very low power consumption
- Automatic error correction
- Auto Standby to save power consumption.
- Supports power down commands and sleep modes.
- Integrated PCMCIA attribute memory of 256 bytes (CIS)
- Support for 8 or 16 bit host transfers
- 3.3V/5.0V operation voltage
- Host Interface bus width : 8/16 bit Access
- Flash Interface bus width : 8 bit Access
- Capacity : Min. 128MB ~ Max. 4GB
- MTBF > 1,000,000 hours.
- Minimum 10,000 insertions.
- Shock : 2,000 G max.
- Vibration : 15 G peak to peak max.
PRODUCT SPECIFICATIONS
Capacities :
128,256,384,512,640,768,1G,1.5G,2G,3Gand up to 4GByte (formatted)
System Compatibility :
Please refer to the compatibility list of index.
Performance :
Host Data Transfer Rates :
up to 16.6 MB/sec, PIO mode 4; 16.6MB/sec
URL:www.hbe.co.kr
Rev. 1.1 (August, 2005)
1 / 30
HANBit Electronics Co., Ltd.
1 page  
HANBit
HFDOM40S6Rxxx
2. PIN INFORMATION
PIN ASSIGNMENTS AND PIN TYPE
Table 2.1 Pin Assignment and Pin type
Pin
Signal
Pin Type
Pin
Signal
Pin Type
www.DataSheet4U.com
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
/RESET
D07
D06
D05
D04
D03
D02
D01
D00
GND
INPACK
/IOW
/IOR
IORDY
REG
IRQ
A01
A00
/CS0
/DASP
I
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
DC
--
I
I
O
--
O
I
I
I
I/O
2
GND
Ground
4 D08 I/O
6 D09 I/O
8 D10 I/O
10 D11 I/O
12 D12 I/O
14 D13 I/O
16 D14 I/O
18 D15 I/O
20 Key Pin
--
22
GND
Ground
24
GND
Ground
26
GND
Ground
28 Reserved
--
30
GND
Ground
32 /IOIS16 O
34 /PDIAG I/O
36 A02
I
38 /CS1
I
40
GND
Ground
URL:www.hbe.co.kr
Rev. 1.1 (August, 2005)
5 / 30
HANBit Electronics Co., Ltd.
5 Page 
HANBit
HFDOM40S6Rxxx
the Status register does clear a pending interrupt, while reading the Alternate Status register does not. The status
bits are described as follows:
D7
BUSY
D6
RDY
D5 D4 D3 D2
DWF
DSC
DRQ
CORR
Status & Alternate Status Register
D1
0
D0
ERR
Bit 7 (BUSY): the busy bit is set when the CompactFlash Storage Card has access to the
command buffer and registers and the host is locked out from accessing the command
register and buffer. No other bits in this register are valid when this bit is set to a 1.
Bit 6 (DRDY): DRDY indicates whether the device is capable of performing CompactFlash Storage Card
www.DataSheet4U.comoperations. This bit is cleared at power up and remains cleared until the CompactFlash Storage Card is ready to
accept a command.
Bit 5 (DWF): This bit, if set, indicates a write fault has occurred.
Bit 4 (DSC): This bit is set when the CompactFlash Storage Card is ready.
Bit 3 (DRQ): The Data Request is set when the CompactFlash Storage Card requires the
information to be transferred either to or from the host through the Data register.
Bit 2 (CORR): This bit is set when a Correctable data error has been encountered and the data has been corrected.
This condition does not terminate a multi-sector read operation.
Bit 1 (IDX): This bit is always set to 0.
Bit 0 (ERR): This bit is set when the previous command has ended in some type of error. The bits in the Error
register contain additional information describing the error. It is recommended
that media access commands (such as Read Sectors and Write Sectors) that end with an
error condition should have the address of the first sector in error in the command block
registers.
9) Device Control Register( Address – 3F6h[376h]; Offset Eh)
This register is used to control the CompactFlash Storage Card interrupt request and to issue an ATA soft reset to
the card. This register can be written even if the device is BUSY. The bits are defined as follows:
D& D6 D5 D4 D3 D2 D1 D0
X
X
X
X
1
SW Rst
-IEn
0
Device Control Register
Bit 7: this bit is an X (don’t care).
Bit 6: this bit is an X (don’t care).
Bit 5: this bit is an X (don’t care).
Bit 4: this bit is an X (don’t care).
Bit 3: this bit is ignored by the CompactFlash Storage Card.
Bit 2 (SW Rst): this bit is set to 1 in order to force the CompactFlash Storage Card to perform an AT Disk
controller Soft Reset operation. This does not change the PCMCIA Card
Configuration Registers (4.3.2 to 4.3.5) as a hardware Reset does. The Card remains in
Reset until this bit is reset to ‘0.’
Bit 1 (-IEn): the Interrupt Enable bit enables interrupts when the bit is 0. When the bit is 1,
The interrupts from the CompactFlash Storage Card are disabled. This bit also controls the Int bit in the
Configuration and Status Register. This bit is set to 0 at power on and Reset.
Bit 0: this bit is ignored by the CompactFlash Storage Card.
10) Card (Drive) Address Register(Address 3F7h[377h]; Offset Fh)
This register is provided for compatibility with the AT disk drive interface. It is recommended that this register not
be mapped into the host’s I/O space because of potential conflicts on Bit 7. The bits are defined as follows:
D7 D6 D5 D4 D3 D2 D1 D0
URL:www.hbe.co.kr
Rev. 1.1 (August, 2005)
11 / 30
HANBit Electronics Co., Ltd.
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet HFDOM40S6Rxxx.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| HFDOM40S6Rxxx | 40Pin Flash Disk Module | Hanbit Electronics |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |