|
|
PDF NJW1142A Data sheet ( Hoja de datos )
| Número de pieza | NJW1142A | |
| Descripción | Audio Processor | |
| Fabricantes | JRC | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de NJW1142A (archivo pdf) en la parte inferior de esta página. Total 21 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
NJW1142A
AUDIO PROCESSOR
GENERAL DESCRIPTION
The NJW1142A is a sound processor includes all of the
functions required to process the audio signal for TV, such
as tone control, balance, volume, mute, and AGC functions.
Also the NJW1142A performs NJRC Surround "eala"
which is regenerated 3D surround sound with only two
speakers.
All of the internal status and variables are controlled by I2C
BUS interface.
s PACKAGE OUTLINE
NJW1142AV
FEATURES
h Operating Voltage
8 to 10V
h Internal 4 Input Audio Selectors and Monitor Output
hLow Noise VCA
hNJRC Surround "eala"
hSimulated Stereo
hVariable AGC Compression Level via I2C (4-levels)
hBi-CMOS Technology
hPackage Outline
SSOP32
sBLOCK DIAGRAM
MONa AGC
TONE TONE
-Ha -La
OUTa
IN1a
IN2a
IN3a
IN4a
IN1b
IN2b
IN3b
IN4b
SEL VOL1
AGC
SEL VOL1
MONb
NJRC
Surround
“e ala”
&
Sim ulated
Stere o
TONE
TONE
VOL2
VOL2
I2C BUS
Interface
SDA
SCL
CVA
CVB
CTH
CTL
CSR
Bias
GND
Vcc
TONETONE
-Hb -Lb
OUTb
Vref
-1–
1 page  
www.DataSheet4U.com
NJW1142A
I2C BUS BLOCK CHARACTERISTICS (SDA,SCL)
I2C BUS Load Conditions: Pull up resistance 4kΩ (Connected to +5V), Load capacitance 200pF (Connected to GND)
PARAMETER
Standard mode
Fast mode
SYMBOL
UNIT
MIN. TYP. MAX. MIN. TYP. MAX.
Low Level Input Voltage
VIL
0.0 - 1.5 0.0 - 1.5
V
High Level Input Voltage
VIH
2.7 - 5.0 2.7 - 5.0
V
Hysteresis of Schmitt trigger inputs
Vhys - - - 0.25 - - V
Low level output voltage (3mA at SDA pin)
Output fall time from VIHmin to VILmax with
a bus capacitance from 10pF to 400pF
Pulse width of spikes which must be suppressed
by the input filter
Input current each I/O pin with an input voltage
between 0.1VDD and 0.9VDDmax
Capacitance for each I/O pin
VOL
tof
tSP
Ii
Ci
0 - 0.4 0 - 0.4 V
20
- - 250
- 250
ns
+0.1Cb
- - - 0 - 50 ns
-10 -
10 -10
-
10
µA
- - 10 - - 10 pF
SCL clock frequency
fSCL - - 100 - - 400 kHz
Hold time (repeated) START condition.
tHD:STA 4.0 - - 0.6 - - µs
Low period of the SCL clock
tLOW
4.7 -
- 1.3 -
-
µs
High period of the SCL clock
tHIGH
4.0 -
- 0.6 -
-
µs
Set-up time for a repeated START condition
tSU:STA 4.7 - - 0.6 - - µs
Data hold time
tHD:DAT 0 - 3.45 0 - 0.9 µs
Data set-up time
tSU:DAT
250
-
- 100 -
-
ns
Rise time of both SDA and SCL signals
tr
-
- 1000 -
- 300
ns
Fall time of both SDA and SCL signals
tf
-
- 300 -
- 300
ns
Set-up time for STOP condition
tSU:STO 4.0 - - 0.6 - - µs
Bus free time between a STOP and START condition
tBUF
4.7 -
- 1.3 -
-
µs
Capacitive load for each bus line
Cb - - 400 - - 400 pF
Noise margin at the Low level
VnL 0.5 - - 0.5 - -
V
Noise margin at the High level
VnH 1 - - 1 - - V
Cb ; total capacitance of one bus line in pF.
SDA
tf tr
SCL
tHD:STA
S
tLOW
tSU:DAT
tf
tHD:STA
tHD:DAT
tHIGH
tSU:STA
Sr
tSP tr
tBUF
tSU:STO
P
S
-5-
5 Page 
www.DataSheet4U.com
NJW1142A
s I2C CONTROL COMMAND DESCRIPTION
hMASTER VOLUME CONTROL
Select
BIT
Address
D7
D6
D5
D4
D3
D2
D1
D0
00H VOL
The volume control for both Ach and Bch (0.33dB/step).
The volume is consisted of volume1 and volume2 and the level is divided into half to each volume1 and
volume2.
hBALANCE, AGC AND SURROUND SETTING
Select
BIT
Address
D7
D6
D5
D4
01H CHS
BAL
D3
D2 D1 D0
SR1 SR0
•CHS: Channel select for balance control
“0”: Ach “Bch is attenuated”
“1”: Bch “Ach is attenuated”
•BAL: Balance control for both Ach and Bch (1dB/Step)
The balance is consisted of volume1 and volume2 and the level is divided into half to each volume1 and
volume2.
•”SR1”, “SR0”: Surround Mode select
Surround Mode
SR1 SR0
(D1) (D0)
Surround Off (Bypass)
00
Simulated Stereo
01
eala effect large
10
eala effect small
11
hTONE CONTROL BASS SETTING
Select
BIT
Address
D7
D6
D5
D4
D3
02H BCB
BASS
•BCB: Boost cut select for Bass control
“0”: Cut
“1”: Boost
•BASS: BASS control
Cut Level: -15dB to 0dB (1dB/Step)
Boost Level: 0dB to +15dB (1dB/Step)
•BCSB: Boost cut select for SUB-BASS control
“0”: Cut
“1”: Boost
•SUB-BASS: SUB- BASS control (1dB/Step)
Sub-Cut Level: -3dB to 0dB (1dB/Step)
Sub-Boost Level: 0dB to +3dB (1dB/Step)
D2
BCSB
D1 D0
SUB-BASS
- 11 -
11 Page | ||
| Páginas | Total 21 Páginas | |
| PDF Descargar | [ Datasheet NJW1142A.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| NJW1142 | AUDIO PROCESSOR |  New Japan Radio |
| NJW1142A | Audio Processor | JRC |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |