|
|
PDF NJU26101 Data sheet ( Hoja de datos )
| Número de pieza | NJU26101 | |
| Descripción | Eala / SRS 3D / TruSurround / ViVA / ViVA+/BBE / QFP32-R1 | |
| Fabricantes | JRC | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de NJU26101 (archivo pdf) en la parte inferior de esta página. Total 8 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
NJU26101
Digital Signal Processor for TV
■ General Description
■Package
The NJU26101 is a digital signal processor that provides the function of AGC,
3D Sound, Sound Enhancement, Tone Control, and Digital Volume.
The NJU26101 is suitable for audio products such as TV, CD radio-cassette,
speakers system, and others.
■ FEATURES
- Software
• 3D sound : eala(NJRC Original Surround), simulated stereo
SRS 3D Stereo, SRS 3D Mono, SRS TruSurround
BBE ViVA, BBE ViVA+
• Sound Enhancement: : SRS TruBass
BBE, BBE Mach3Bass
• AGC
• Tone Control
• Master Volume with Smooth control
• WatchDog Clock Output
NJU26101FR1
- Hardware
• 24bit Fixed-point Digital Signal Processing
• Maximum System Clock Frequency : 38MHz Max.
• Digital Audio Interface
• Digital Audio Format
: 2 Input ports / 1 Output port
: I2S 24bit, Left- justified, Right-justified, BCK : 32/64fs
• Master / Slave Mode
: Master Mode MCK 1/2 fclk, 1/3 fclk
ex. MCK = 384Fs(1/2) or MCK = 256Fs(1/3) at fclk=768Fs
• Power Supply
: 2.5V
• Input terminal
: 3.3V Input tolerant
• Package
: QFP32-R1 (Pb-Free)
• Two kinds of micro computer interface : I2C bus (standard-mode/100kbps)
: Serial interface (4 lines: clock, enable, input data, output data)
The detail hardware specification is described in the “ NJU26100 Series Hardware Data Sheet”.
Ver.2006-09-20
-1-
1 page  
NJU26101
www.DataSheet4U.com
■ I2C bus
When the NJU26101 is configured for I2C bus communication during the Reset initialization sequence. I2C bus
interface transfers data to the SDA pin and clocks data to the SCL pin.
AD1 and AD2 pins are used to configure the seven-bit SLAVE address of the serial host interface. (Table 6) This
offers additional flexibility to a system design by four different SLAVE addresses of the NJU26101. An address can be
arbitrarily set up by the AD1 and AD2 pins. The I2C address of AD1/AD2 is decided by connection of AD1/AD2 pins.
Table 6 I2C bus SLAVE Address
bit7 bit6 bit5
0 01
0 01
0 01
0 01
AD2 AD1 R/W
bit4 bit3 bit2 bit1 bit0
1 10 0
1 1 0 1 R/W
1 11 0
1 11 1
Start
bit
Slave Address ( 7bit )
R/W
bit
ACK
* SLAVE address is 0 when AD1/2 is “Low”. SLAVE address is 1 when AD1/2 is “High”.
Note : In case of the NJU26101, only single-byte transmission is available. The serial host interface supports
“Standard-Mode (100kbps)” I2C bus data transfer.
■ 4-Wire Serial Interface
The serial host interface can be configured for 4-Wire Serial bus communication by setting SEL1 pin =”High” during the
Reset initialization sequence.
SHI bus communication is full-duplex; a write byte is shifted into the SDIN pin at the same time that a read byte is shifted
out of the SDOUT pin. Data transfers are MSB first and are enabled by setting the Slave Select pin Low ( SSb=0 ). Data is
clocked into SDIN on rising transitions of SCK. Data is latched at SDOUT on falling transitions of SCK except for the first byte
(MSB) which is latched on the falling transitions of SSb.
SDOUT is Hi-Z in case of SSb = “High”. SDOUT is CMOS output in case of SSb = “Low”. SDOUT needs a pull-up resistor
when SDOUT is Hi-Z.
SSb
SCK
SDIN
bit7 bit6 bit5
MSB
SDOUT Hi-Z bit7 bit6 bit5
bit1 bit0
LSB
bit1 bit0 unstable Hi-Z
Fig. 4 4-Wire Serial Interface Timing
Note: When the data-clock is less than 8 clocks, the input data is shifted to LSB side and is sent to the DSP core at the
transition of SSb=”High”. When the data-clock is more than 8 clocks, the last 8 bit data becomes valid. After
sending LSB data, SDOUT transmits the MSB data which is received via SDIN until SSb becomes “High”.
SDOUT is Hi-Z in case of SSb = “High”. SDOUT is CMOS output in case of SSb = “Low”. SDOUT needs a pull-up
resistor to prevent SDOUT from becoming floating level.
Ver.2006-09-20
-5-
5 Page | ||
| Páginas | Total 8 Páginas | |
| PDF Descargar | [ Datasheet NJU26101.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| NJU26100 | Hardware Specification |  New Japan Radio |
| NJU26101 | Eala / SRS 3D / TruSurround / ViVA / ViVA+/BBE / QFP32-R1 | JRC |
| NJU26102 | Eala / BBE ViVA / ViVA+ / ViVA2 / Mach3Bass / QFP32-R1 | JRC |
| NJU26103 | Delay | JRC |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |