HD74LV2GT241A PDF даташит
Спецификация HD74LV2GT241A изготовлена «Renesas Technology» и имеет функцию, называемую «Dual Bus Buffer Noninverted». |
|
Детали детали
Номер произв | HD74LV2GT241A |
Описание | Dual Bus Buffer Noninverted |
Производители | Renesas Technology |
логотип |
9 Pages
No Preview Available ! |
www.DataSheet4U.com
HD74LV2GT241A
Dual Bus Buffer Noninverted with 3–state Output /
CMOS Logic Level Shifter
REJ03D0152–0200Z
(Previous ADE-205-679A (Z))
Rev.2.00
Oct.23.2003
Description
The HD74LV2GT241A has dual bus buffer noninverted with 3–state output in an 8 pin package. Two
noninverters are included in one circuit. Each circuit can be independently controlled by the enable signal
OE or OE, which enables outputs when receiving a low or high-level signal, respectively. The input
protection circuitry on this device allows over voltage tolerance on the input, allowing the device to be used
as a logic–level translator from 3.0 V CMOS Logic to 5.0 V CMOS Logic or from 1.8 V CMOS logic to
3.0 V CMOS Logic while operating at the high-voltage power supply. Low voltage and high-speed
operation is suitable for the battery powered products (e.g., notebook computers), and the low power
consumption extends the battery life.
Features
• The basic gate function is lined up as Renesas uni logic series.
• Supplied on emboss taping for high-speed automatic mounting.
• TTL compatible input level.
Supply voltage range : 3.0 to 5.5 V
Operating temperature range : –40 to +85°C
• Logic-level translate function
3.0 V CMOS logic → 5.0 V CMOS logic (@VCC = 5.0 V)
1.8 V or 2.5 V CMOS logic → 3.3 V CMOS logic (@VCC = 3.3 V)
• All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V)
All outputs VO (Max.) = 5.5 V (@VCC = 0 V, Output : Z)
• Output current ±6 mA (@VCC = 3.0 V to 3.6 V), ±12 mA (@VCC = 4.5 V to 5.5 V)
• All the logical input has hysteresis voltage for the slow transition.
• Ordering Information
Part Name
Package Type
HD74LV2GT241AUSE SSOP-8 pin
Package Code
TTP-8DBV
Package
Abbreviation
US
Taping Abbreviation
(Quantity)
E (3,000 pcs/reel)
Rev.2.00, Oct.23.2003, page 1 of 1
No Preview Available ! |
www.DataSheet4U.com
HD74LV2GT241A
Outline and Article Indication
• HD74LV2GT241A
Index band
Lot No.
SSOP–8
Function Table
Inputs
OE
L
L
H
Inputs
OE
H
H
L
H : High level
L : Low level
X : Immaterial
Z : High impedance
A
L
H
X
A
L
H
X
YMW
T41
Y : Year code
(the last digit of year)
M : Month code
W : Week code
Marking
Output Y
L
H
Z
Output Y
L
H
Z
Rev.2.00, Oct.23.2003, page 2 of 8
No Preview Available ! |
www.DataSheet4U.com
HD74LV2GT241A
Pin Arrangement
OE 1
A1 2
Y2 3
GND 4
8 VCC
7 OE
6 Y1
5 A2
(Top view)
Absolute Maximum Ratings
Item
Symbol
Ratings
Unit Test Conditions
Supply voltage range
Input voltage range *1
Output voltage range *1, 2
VCC
VI
VO
Input clamp current
Output clamp current
Continuous output current
Continuous current through
VCC or GND
Maximum power dissipation
at Ta = 25°C (in still air) *3
IIK
IOK
IO
ICC or IGND
PT
–0.5 to 7.0
–0.5 to 7.0
–0.5 to VCC + 0.5
–0.5 to 7.0
–20
±50
±25
±50
200
V
V
V Output : H or L
VCC : OFF or output : Z
mA VI < 0
mA VO < 0 or VO > VCC
mA VO = 0 to VCC
mA
mW
Storage temperature
Tstg
–65 to 150
°C
Notes:
The absolute maximum ratings are values, which must not individually be exceeded, and
furthermore no two of which may be realized at the same time.
1. The input and output voltage ratings may be exceeded if the input and output clamp-current
ratings are observed.
2. This value is limited to 5.5 V maximum.
3. The maximum package power dissipation was calculated using a junction temperature of 150°C.
Rev.2.00, Oct.23.2003, page 3 of 8
Скачать PDF:
[ HD74LV2GT241A.PDF Даташит ]
Номер в каталоге | Описание | Производители |
HD74LV2GT241A | Dual Bus Buffer Noninverted | Renesas Technology |
Номер в каталоге | Описание | Производители |
TL431 | 100 мА, регулируемый прецизионный шунтирующий регулятор |
Unisonic Technologies |
IRF840 | 8 А, 500 В, N-канальный МОП-транзистор |
Vishay |
LM317 | Линейный стабилизатор напряжения, 1,5 А |
STMicroelectronics |
DataSheet26.com | 2020 | Контакты | Поиск |