SCAN50C400 PDF даташит
Спецификация SCAN50C400 изготовлена «National Semiconductor» и имеет функцию, называемую «1.25/2.5/5.0 GBPS Quad Multi-rate Backplane Transceiver». |
|
Детали детали
Номер произв | SCAN50C400 |
Описание | 1.25/2.5/5.0 GBPS Quad Multi-rate Backplane Transceiver |
Производители | National Semiconductor |
логотип |
29 Pages
No Preview Available ! |
PRELIMINARY
January 2004
www.DataSheet4U.com
SCAN50C400
1.25/2.5/5.0 Gbps Quad Multi-rate Backplane Transceiver
General Description
The SCAN50C400 is a four-channel high-speed backplane
transceiver (SERDES) designed to support multiple line data
rates at 1.25, 2.5 or 5.0 Gbps over a printed circuit board
backplane. It provides a data link of up to 20 Gbps total
through-put in each direction.
Each transmit section of the SCAN50C400 takes a 4-bit
differential LVDS source synchronous data bus, serializing it
to a differential high-speed serial bit stream and output from
a CML driver. The receive section of the SCAN50C400
consists of a differential input stage, a clock/data recovery
PLL, a serial-to-parallel converter, and a LVDS output bus.
De-emphasis at the high-speed driver outputs and a limiting
amplifier circuit at the receiver inputs are used to reduce ISI
distortions to enable error-free data transmission over more
than 26 inches point-to-point link with a low cost FR4 back-
plane.
Internal low jitter PLLs are used to derive the high-speed
serial clock from a differential reference clock source. Two
channels share common transmit and receive LVDS clocks.
The SCAN50C400 has built-in self-test (BIST) circuitry and
also loopback test modes to support at-speed self-testing.
Features
n Quad Backplane SERDES transceiver
n Multiple data rates at 1.25, 2.5 or 5 Gbps
n 40 Gbps total full duplex throughput
n Better than 10−15 bit error rate
n Test Modes: On-chip at-speed BIST circuitry, Loopbacks
n On-chip LVDS and CML terminations
n High-speed CML driver with optional signal conditioning
n 4-bit differential source synchronous LVDS parallel I/O
n Low-jitter PLL reference to external differential HSTL
clock at 125 MHz
n Designed for use with low cost FR4 backplane
n TIA/EIA 644-A compatible LVDS IO
n IEEE Draft P802.3ae D4.0 - MDIO management
interface protocol compatible
n IEEE 1149.1 (JTAG) compliant test mode
n 1.35V for core, high-speed circuitry and MDIO
n 3.3V ±5% for LVDS IO, Control and JTAG interface
n Low power, 4.5W (TYP)
n 23 mm x 23 mm thermally enhanced BGA package
Typical Application
© 2004 National Semiconductor Corporation DS200461
20046101
www.national.com
No Preview Available ! |
Equivalent Functional Diagram
www.DataSheet4U.com
Ordering Information
NSID / Marking
(logo) #
SCAN50C400UT
Lot#, Wafer#
www.national.com
20046102
Data Rate Support
1.25/2.5/5.0 Gbps Operation
2
No Preview Available ! |
www.DataSheet4U.com
3 www.national.com
Скачать PDF:
[ SCAN50C400.PDF Даташит ]
Номер в каталоге | Описание | Производители |
SCAN50C400 | SCAN50C400A 1.25/2.5/5.0 Gbps Quad Multi-Rate Backplane Transceiver (Rev. H) | Texas Instruments |
SCAN50C400 | 1.25/2.5/5.0 GBPS Quad Multi-rate Backplane Transceiver | National Semiconductor |
Номер в каталоге | Описание | Производители |
TL431 | 100 мА, регулируемый прецизионный шунтирующий регулятор |
Unisonic Technologies |
IRF840 | 8 А, 500 В, N-канальный МОП-транзистор |
Vishay |
LM317 | Линейный стабилизатор напряжения, 1,5 А |
STMicroelectronics |
DataSheet26.com | 2020 | Контакты | Поиск |