DataSheet26.com

H5DU1262GTR PDF даташит

Спецификация H5DU1262GTR изготовлена ​​​​«Hynix Semiconductor» и имеет функцию, называемую «128Mb DDR SDRAM».

Детали детали

Номер произв H5DU1262GTR
Описание 128Mb DDR SDRAM
Производители Hynix Semiconductor
логотип Hynix Semiconductor логотип 

37 Pages
scroll

No Preview Available !

H5DU1262GTR Даташит, Описание, Даташиты
www.DataSheet4U.com
128Mb DDR SDRAM
H5DU1262GTR
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any
responsibility for use of circuits described. No patent licenses are implied.
Rev. 1.0 / May 2009
1









No Preview Available !

H5DU1262GTR Даташит, Описание, Даташиты
Revision History
Revision No.
0.1 First version
1.0 Release
History
PPrewww.DataSheet4U.com
H5DU1262GTR Series
Draft Date
Feb. 2009
Remark
May 2009
Rev. 1.0 / May 2009
2









No Preview Available !

H5DU1262GTR Даташит, Описание, Даташиты
PPrewww.DataSheet4U.com
H5DU1262GTR Series
DESCRIPTION
The H5DU1262GTR is a 134,217,728-bit CMOS Double Data Rate(DDR) Synchronous DRAM, ideally suited for the main
memory applications which requires large memory density and high bandwidth.
This Hynix 128Mb DDR SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the
clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data,
Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are inter-
nally pipelined and 2-bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible
with SSTL_2.
FEATURES
• VDD, VDDQ = 2.3V min ~ 2.7V max
(Typical 2.5V Operation +/- 0.2V for DDR266, 333
,400 and 500)
• All inputs and outputs are compatible with SSTL_2
interface
• Fully differential clock inputs (CK, /CK) operation
• Double data rate interface
• Source synchronous - data transaction aligned to
bidirectional data strobe (DQS)
• x16 device has two bytewide data strobes (UDQS,
LDQS) per each x8 I/O
• Data outputs on DQS edges when read (edged DQ)
Data inputs on DQS centers when write (centered
DQ)
• On chip DLL align DQ and DQS transition with CK
transition
• DM mask write data-in at the both rising and falling
edges of the data strobe
• All addresses and control inputs except data, data
strobes and data masks latched on the rising edges
of the clock
• Programmable CAS latency 2/2.5 (DDR266, 333)
and 3/4 (DDR400, 500) supported
• Programmable burst length 2/4/8 with both sequen-
tial and interleave mode
• Internal four bank operations with single pulsed
/RAS
• Auto refresh and self refresh supported
• tRAS lock out function supported
• 4096 refresh cycles/64ms
• 66pin TSOP-II Lead-free and Halogen-free
• ROHS Compliant
ORDERING INFORMATION
OPERATING FREQUENCY
Part No.
H5DU1262GTR-XXX
Configuration Package
8Mx16
66TSOP-II
Grade
- FA
- FB
- E3
- E4
- J3
- K2
- K3
Clock Rate
250MHz@CL4
250MHz@CL4
200MHz@CL3
200MHz@CL3
133MHz@CL2
Remark
DDR500 (4-4-4)
DDR500 (4-3-3)
DDR400 (3-3-3)
DDR400 (3-4-4)
DDR333 (2.5-3-3)
DDR266A (2-3-3)
DDR266B (2.5-3-3)
Rev. 1.0 / May 2009
3










Скачать PDF:

[ H5DU1262GTR.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
H5DU1262GTR128Mb DDR SDRAMHynix Semiconductor
Hynix Semiconductor

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск