DataSheet26.com

W948D2FB PDF даташит

Спецификация W948D2FB изготовлена ​​​​«Winbond» и имеет функцию, называемую «(W948D2FB / W948D6FB) 256Mb Mobile LPDDR».

Детали детали

Номер произв W948D2FB
Описание (W948D2FB / W948D6FB) 256Mb Mobile LPDDR
Производители Winbond
логотип Winbond логотип 

60 Pages
scroll

No Preview Available !

W948D2FB Даташит, Описание, Даташиты
www.DataSheet.co.kr
W948D6FB / W948D2FB
256Mb Mobile LPDDR
TABLE OF CONTENTS
1. GENERAL DESCRIPTION.................................................................................................. 4
2. FEATURES.......................................................................................................................... 4
3. PIN CONFIGURATION........................................................................................................ 5
3.1 Ball Assignment: LPDDR x16 ...................................................................................................5
3.2 Ball Assignment: LPDDR x32 ...................................................................................................5
4. PIN DESCRIPTION ............................................................................................................. 6
4.1 Signal Descriptions ...................................................................................................................6
4.2 Addressing Table......................................................................................................................7
5. BLOCK DIAGRAM .............................................................................................................. 8
5.1 Block Diagram ..........................................................................................................................8
5.2 Simplified State Diagram ..........................................................................................................9
6. FUNCTION DESCRIPTION............................................................................................... 10
6.1 Initialization.............................................................................................................................10
6.1.1 Initialization Flow Diagram............................................................................................................. 11
6.1.2 Initialization Waveform Sequence ................................................................................................. 12
6.2 Register Definition ..................................................................................................................12
6.2.1 Mode Register Set Operation ........................................................................................................ 12
6.2.2 Mode Register Definition ............................................................................................................... 13
6.2.3. Burst Length ................................................................................................................................. 13
6.3 Burst Definition .......................................................................................................................14
6.4 Burst Type ..............................................................................................................................15
6.5 Read Latency .........................................................................................................................15
6.6 Extended Mode Register Description......................................................................................15
6.6.1 Extended Mode Register Definition ............................................................................................... 16
6.7 Status Register Read..............................................................................................................16
6.7.1 SRR Register (A[n:0] = 0).............................................................................................................. 17
6.7.2 Status Register Read Timing Diagram .......................................................................................... 18
6.8 Partial Array Self Refresh .......................................................................................................19
6.9 Automatic Temperature Compensated Self Refresh ...............................................................19
6.10 Output Drive Strength ...........................................................................................................19
6.11 Commands ...........................................................................................................................19
6.11.1 Basic Timing Parameters for Commands.................................................................................... 19
6.11.2 Truth Table - Commands............................................................................................................. 20
6.11.3 Truth Table - DM Operations ....................................................................................................... 21
6.11.4 Truth Table - CKE........................................................................................................................ 21
6.11.5 Truth Table - Current State BANKn - Command to BANKn ........................................................ 22
6.11.6 Truth Table - Current State BANKn, Command to BANKn ......................................................... 23
7. OPERATION...................................................................................................................... 24
7.1. Deselect.................................................................................................................................24
7.2. No Operation .........................................................................................................................24
7.2.1 NOP Command ............................................................................................................................. 25
7.3 Mode Register Set ..................................................................................................................25
-1-
Publication Release Date : May, 24, 2011
Revision A01-003
Datasheet pdf - http://www.DataSheet4U.net/









No Preview Available !

W948D2FB Даташит, Описание, Даташиты
www.DataSheet.co.kr
W948D6FB / W948D2FB
256Mb Mobile LPDDR
7.3.1 Mode Register Set Command ....................................................................................................... 25
7.3.2 Mode Register Set Command Timing ........................................................................................... 26
7.4. Active.....................................................................................................................................26
7.4.1 Active Command ........................................................................................................................... 26
7.4.2 Bank Activation Command Cycle .................................................................................................. 27
7.5. Read......................................................................................................................................27
7.5.1 Read Command............................................................................................................................. 28
7.5.2 Basic Read Timing Parameters..................................................................................................... 28
7.5.3 Read Burst Showing CAS Latency................................................................................................ 29
7.5.4 Read to Read................................................................................................................................. 29
7.5.5 Consecutive Read Bursts .............................................................................................................. 30
7.5.6 Non-Consecutive Read Bursts ...................................................................................................... 30
7.5.7 Random Read Bursts .................................................................................................................... 31
7.5.8 Read Burst Terminate.................................................................................................................... 31
7.5.9 Read to Write................................................................................................................................. 32
7.5.10 Read to Pre-charge ..................................................................................................................... 32
7.6 Write .......................................................................................................................................33
7.6.1 Write Command............................................................................................................................. 34
7.6.2 Basic Write Timing Parameters ..................................................................................................... 34
7.6.3 Write Burst (min. and max. tDQSS)............................................................................................... 35
7.6.4 Write to Write ................................................................................................................................. 35
7.6.5 Concatenated Write Bursts............................................................................................................ 36
7.6.6 Non-Consecutive Write Bursts ...................................................................................................... 36
7.6.7 Random Write Cycles .................................................................................................................... 37
7.6.8 Write to Read................................................................................................................................. 37
7.6.9 Non-Interrupting Write to Read...................................................................................................... 37
7.6.10 Interrupting Write to Read ........................................................................................................... 38
7.6.11 Write to Precharge....................................................................................................................... 38
7.6.12 Non-Interrupting Write to Precharge............................................................................................ 38
7.6.13 Interrupting Write to Precharge ................................................................................................... 39
7.7 Precharge ...............................................................................................................................39
7.7.1 Precharge Command..................................................................................................................... 40
7.8 Auto Precharge.......................................................................................................................40
7.9 Refresh Requirements ............................................................................................................40
7.10 Auto Refresh.........................................................................................................................40
7.10.1 Auto Refresh Command .............................................................................................................. 41
7.11 Self Referesh ........................................................................................................................41
7.11.1 Self Refresh Command ............................................................................................................... 42
7.11.2 Auto Refresh Cycles Back-to-Back ............................................................................................. 42
7.11.3 Self Refresh Entry and Exit ......................................................................................................... 43
7.12 Power Down .........................................................................................................................43
7.13 Deep Power Down ................................................................................................................44
7.13.1 Deep Power-Down Entry and Exit ............................................................................................... 44
7.14 Clock Stop ............................................................................................................................45
7.14.1 Clock Stop Mode Entry and Exit.................................................................................................. 45
-2-
Publication Release Date : May, 24, 2011
Revision A01-003
Datasheet pdf - http://www.DataSheet4U.net/









No Preview Available !

W948D2FB Даташит, Описание, Даташиты
www.DataSheet.co.kr
W948D6FB / W948D2FB
256Mb Mobile LPDDR
8. ELECTRICAL CHARACTERISTIC ................................................................................... 46
8.1 Absolute Maximum Ratings ....................................................................................................46
8.2 Input/Output Capacitance .......................................................................................................46
8.3 Electrical Characteristics and AC/DC Operating Conditions....................................................47
8.3.1 Electrical Characteristics and AC/DC Operating Conditions ......................................................... 47
8.4 IDD Specification Parameters and Test Conditions.................................................................48
8.4.1 IDD Specification Parameters and Test Conditions ...................................................................... 48
8.5 AC Timings .............................................................................................................................51
8.5.1 CAS Latency Definition (With CL=3) ............................................................................................. 54
8.5.2 Output Slew Rate Characteristics.................................................................................................. 55
8.5.3 AC Overshoot/Undershoot Specification ....................................................................................... 55
8.5.4 AC Overshoot and Undershoot Definition ..................................................................................... 55
9. PACKAGE DIMENSIONS ................................................................................................. 56
9.1: LPDDR X 16 ..........................................................................................................................56
9.2: LPDDR X 32 ..........................................................................................................................57
10. ORDERING INFORMATION ........................................................................................... 58
11. REVISION HISTORY....................................................................................................... 59
-3-
Publication Release Date : May, 24, 2011
Revision A01-003
Datasheet pdf - http://www.DataSheet4U.net/










Скачать PDF:

[ W948D2FB.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
W948D2FB(W948D2FB / W948D6FB) 256Mb Mobile LPDDRWinbond
Winbond

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск