|
|
PDF HD61830B Data sheet ( Hoja de datos )
| Número de pieza | HD61830B | |
| Descripción | LCDC (LCD Timing Controller) | |
| Fabricantes | Hitachi Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de HD61830B (archivo pdf) en la parte inferior de esta página. Total 43 Páginas | ||
|
No Preview Available !
HD61830/HD61830B
LCDC (LCD Timing Controller)
ADE-207-275(Z)
'99.9
Rev. 0.0
Description
The HD61830/HD61830B is a dot matrix liquid crystal graphic display controller LSI that stores the
display data sent from an 8-bit microcontroller in the external RAM to generate dot matrix liquid crystal
driving signals.
It has a graphic mode in which 1-bit data in the external RAM corresponds to the on/off state of 1 dot on
liquid crystal display and a character mode in which characters are displayed by storing character codes in
the external RAM and developing them into the dot patterns with the internal character generator ROM.
Both modes can be provided for various applications.
The HD61830/HD61830B is produced by the CMOS process. Thus, combined with a CMOS
microcontroller it can complete a liquid crystal display device with lower power dissipation.
Features
• Dot matrix liquid crystal graphic display controller
• Display control capacity
Graphic mode: 512k dots (216 bytes)
Character mode: 4096 characters (212 characters)
• Internal character generator ROM: 7360 bits
160 types of 5 × 7 dot characters
32 types of 5 × 11 dot characters
Total 192 characters
Can be extended to 256 characters (4 kbytes max.) with external ROM
1
1 page  
HD61830/HD61830B
Terminal Functions
Symbol
DB0–DB7
CS
R/W
RS
E
CR
C
R
CPO
CE
OE
NC
MA0–MA15
MD0–MD7
RD0–RD7
WE
CL2
CL1
FLM
MA
MB
D1
D2
Pin Number
28–21
15
17
18
16
8
6
7
9
6
7
9
4–1, 60–49
37–30
45–38
13
46
11
10
19
5
47
48
I/O Function
I/O Data bus: Three-state I/O common terminal
Data is transferred to MPU through DB0 to DB7.
I Chip select: Selected state with CS = 0
I Read/Write:R/W = 1: MPU ← HD61830
R/W = 0: MPU → HD61830
I Register select: RS = 1: Instruction register
RS = 0: Data register
I Enable: Data is written at the fall of E
Data can be read while E is 1
I CR oscillator (HD61830), External clock input (HD61830B)
— CR oscillator to capacitor (HD61830 only)
— CR oscillator to resistor (HD61830 only)
O Clock signal for HD61830 in slave mode (HD61830 only)
O Chip enable (HD61830B only)
CE = 0: Chip enables make external RAM in active
O Output enable (HD61830B only)
OE = 1: Output enable informs external RAM that HD61830B requires
data bus
Open Unused terminal. Don’t connect any wires to this terminal
(HD61830B only)
O External RAM address output
In character mode, the line code for external CG is output through
MA12 to MA15 (0: Character 1st line, F: Character 16th line)
I/O Display data bus: Three-state I/O common terminal
I ROM data input: Dot data from external character generator is input
O Write enable: Write signal for external RAM
O Display data shift clock for LCD drivers
O Display data latch signal for LCD drivers
O Frame signal for display synchronization
O Signal for converting liquid crystal driving signal into AC, A type
O Signal for converting liquid crystal driving signal into AC, B type
O Display data serial output
D1: For upper half of screen
D2: For lower half of screen
SYNC
12
RES
14
I/O Synchronous signal for parallel operation
Three-state I/O common terminal (with pull-up MOS)
Master: Synchronous signal is output
Slave: Synchronous signal is input
I Reset: Reset = 0 results in display off, slave mode and Hp = 6
5
5 Page 
HD61830/HD61830B
3. Set Number of Characters: (Execution time: 4 µs) HN indicates the number of horizontal characters in
the character mode or the number of horizontal bytes in the graphic mode. If the total sum of horizontal
dots on the screen is taken as n,
n = Hp × HN
HN can be set to an even number from 2 to 128 (decimal).
Register
Instruction reg.
Number-of-characters reg.
R/W RS
01
00
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
000 000 10
0 (HN – 1) binary
4. Set Number of Time Divisions (Inverse of Display Duty Ratio): (Execution time: 4 µs) NX indicates
the number of time divisions in multiplex display.
1/NX is the display duty ratio.
A value of 1 to 128 (decimal) can be set to NX.
Register
Instruction reg.
Number-of-time-divisions reg.
R/W
0
0
RS
1
0
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
000 000 11
0 (NX – 1) binary
5. Set Cursor Position: (Execution time: 4 µs) Cp indicates the position in a character where the cursor is
displayed in the character mode. For example, in 5 × 7 dot font, the cursor is displayed under a character by
specifying Cp = 8 (decimal). The cursor horizontal length is equal to the horizontal character pitch H p. A
value of 1 to 16 (decimal) can be set to Cp. If a smaller value than the vertical character pitch Vp is set (Cp
≤ Vp), and a character overlaps with the cursor, the cursor has higher priority of display (at cursor display
on). If Cp is greater than Vp, no cursor is displayed. The cursor horizontal length is equal to Hp.
Register
Instruction reg.
Cursor position reg.
R/W RS
01
00
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
000 001 00
000 0
(Cp – 1) binary
11
11 Page | ||
| Páginas | Total 43 Páginas | |
| PDF Descargar | [ Datasheet HD61830B.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| HD61830 | LCDC (LCD Timing Controller) | Hitachi Semiconductor |
| HD61830A00H | LCDC (LCD Timing Controller) | Hitachi Semiconductor |
| HD61830B | LCDC (LCD Timing Controller) | Hitachi Semiconductor |
| HD61830B00H | LCDC (LCD Timing Controller) | Hitachi Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |