|
|
PDF HD74ALVC162834A Data sheet ( Hoja de datos )
| Número de pieza | HD74ALVC162834A | |
| Descripción | 18-bit Universal Bus Driver with 3-state Outputs and Inverted Latch Enable | |
| Fabricantes | Hitachi Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de HD74ALVC162834A (archivo pdf) en la parte inferior de esta página. Total 16 Páginas | ||
|
No Preview Available !
HD74ALVC162834A
18-bit Universal Bus Driver with 3-state Outputs
and Inverted Latch Enable
ADE-205-293A (Z)
2nd. Edition
November 1999
Description
The HD74ALVC162834A is an 18-bit universal bus driver designed for 2.3 V to 3.6 V VCC operation.
Data flow from A to Y is controlled by the output enable (OE). The device operates in the transparent mode
when the latch enable (LE) is low. When LE is low, the A data is latched if the clock (CLK) input is held
at a high or low logic level. If the LE is high, the A data is stored in the latch/flip flop on the low to high
transition of CLK. When OE is high, the outputs are in the high impedance state.
To ensure the high impedance state during power up or power down, OE should be tied to VCC through a
pullup registor; the minimum value of the registor is determined by the current sinking capability of the
driver.
All outputs, which are designed to sink up to 12 mA, include series dumping resistors to reduce overshoot
and undershoot.
Features
• Supports PC133 and meets “PC SDRAM registered DIMM specification, Rev. 1.1”
• VCC = 2.3 V to 3.6 V
• Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C)
• Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C)
• High output current ±12 mA (@VCC = 3.0 V)
• All outputs have series dumping resistors, so no external resistors are required
• tpd (CLK to Y) = 3.5 ns (Max) (@VCC = 3.3±0.3 V, CL = 50 pF, Ta = 0 to 85°C)
• tpd (CLK to Y) = 2.5 ns (Max) (@VCC = 3.3±0.3 V, CL = 30 pF, Ta = 0 to 85°C)
1 page  
Logic Diagram
OE
CLK
LE
A1
27
30
28
54
HD74ALVC162834A
1D
C1
CLK
3 Y1
To seventeen other channels
5
5 Page 
HD74ALVC162834A
Waveforms – 1
Input
Output
tr
10 %
90 %
Vref
tPLH
tf
90 %
Vref
10 %
tPHL
Vref Vref
Waveforms – 2
VIH
GND
VOH
VOL
Timing Input
Data Input
Input
tr
10 %
tsu
90 %
Vref
th
Vref
tw
Vref
Vref
Vref
VIH
GND
VIH
GND
VIH
GND
11
11 Page | ||
| Páginas | Total 16 Páginas | |
| PDF Descargar | [ Datasheet HD74ALVC162834A.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| HD74ALVC162834 | 18-bit Universal Bus Driver with 3-state Outputs and Inverted Latch Enable | Hitachi Semiconductor |
| HD74ALVC162834A | 18-bit Universal Bus Driver with 3-state Outputs and Inverted Latch Enable | Hitachi Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |