|
|
PDF HD74HC137 Data sheet ( Hoja de datos )
| Número de pieza | HD74HC137 | |
| Descripción | 3-to-8-line Decoder/Demultiplexer with Address Latch | |
| Fabricantes | Hitachi Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de HD74HC137 (archivo pdf) en la parte inferior de esta página. Total 10 Páginas | ||
|
No Preview Available !
HD74HC137
3-to-8-line Decoder/Demultiplexer with Address Latch
Description
The HD74HC137 implements a three-to-eight line decoder with latches on the three address inputs. When
GL goes from low to high, the address present at the select inputs (A, B and C) is stored in the latches. As
long as GL remains high no address changes will be recognized. Output enable controls, G1 and G2, control
the state of the outputs independently of the select or latch-enable inputs.
All of the outputs are high unless G1 is high and G2 is low. The HD74HC137 is ideally suited for the
implementation of glitchfree decoders in stored-address applications in bus oriented systems.
Features
• High Speed Operation: tpd (A, B, C to Y) = 16.5 ns typ (CL = 50 pF)
• High Output Current: Fanout of 10 LSTTL Loads
• Wide Operating Voltage: VCC = 2 V to 6 V
• Low Input Current: 1 µA max
• Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C)
1 page  
HD74HC137
AC Characteristics (CL = 50 pF, Input tr = tf = 6 ns)
Ta = 25°C
Ta = –40 to
+85°C
Item
Symbol
Propagation delay tPLH
time
VCC (V)
2.0
4.5
Min Typ Max Min
— — 170 —
— 16 34 —
Max Unit
215 ns
43
6.0 — — 29 — 37
tPHL 2.0 — — 240 — 300 ns
4.5 — 17 48 — 60
6.0 — — 41 — 51
tPLH 2.0 — — 130 — 165 ns
4.5 — 13 26 — 33
6.0 — — 22 — 28
tPHL 2.0 — — 195 — 245 ns
4.5 — 14 39 — 49
6.0 — — 33 — 42
tPLH 2.0 — — 150 — 190 ns
4.5 — 14 30 — 38
6.0 — — 26 — 33
tPHL 2.0 — — 195 — 245 ns
4.5 — 14 39 — 49
6.0 — — 33 — 42
tPLH 2.0 — — 175 — 220 ns
4.5 — 17 35 — 44
6.0 — — 30 — 37
tPHL 2.0 — — 250 — 315 ns
4.5 — 18 50 — 63
6.0 — — 43 — 54
Setup time
tsu 2.0 100 — — 125 — ns
4.5 20 3 — 25 —
6.0 17 — — 21 —
Hold time
th 2.0 50 — — 65 — ns
4.5 10 –3 — 13 —
6.0 9 — — 11 —
Test Conditions
A, B or C to Y
G2 to Y
G1 to Y
GL to Y
A, B, C inputs
A, B, C inputs
5
5 Page | ||
| Páginas | Total 10 Páginas | |
| PDF Descargar | [ Datasheet HD74HC137.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| HD74HC131 | 3-to-8-line Decoder/Demultiplexer with Edge-Triggered Address Registers | Hitachi Semiconductor |
| HD74HC132 | Quad. 2-input NAND Schmitt Triggers | Hitachi Semiconductor |
| HD74HC133 | 13-input NAND Gate | Hitachi Semiconductor |
| HD74HC137 | 3-to-8-line Decoder/Demultiplexer with Address Latch | Hitachi Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |