DataSheet26.com

HDSP-5300 PDF даташит

Спецификация HDSP-5300 изготовлена ​​​​«ETC» и имеет функцию, называемую «14.2 mm (0.56 inch) Seven Segment Displays».

Детали детали

Номер произв HDSP-5300
Описание 14.2 mm (0.56 inch) Seven Segment Displays
Производители ETC
логотип ETC логотип 

15 Pages
scroll

No Preview Available !

HDSP-5300 Даташит, Описание, Даташиты
Fibre Channel Transceiver Chip
Technical Data
HDMP-1536 Transceiver
HDMP-1546 Transceiver
Features
• ANSI X3.230-1994 Fibre
Channel Compatible (FC-0)
• Supports Full Speed
(1062.5 MBd) Fibre Channel
• Compatible with “Fibre
Channel 10-Bit Interface”
Specification
• Low Power Consumption,
630 mW
• Transmitter and Receiver
Functions Incorporated onto
a Single IC
• Auto Frequency Lock
• Small Package Profile
HDMP-1536, 10x10 mm QFP
HDMP-1546, 14x14 mm QFP
• 10-Bit Wide Parallel TTL
Compatible I/Os
• Single +3.3 V Power Supply
Applications
• 1062.5 MBd Fibre Channel
Interface
• FC Interface for Disk Drives
and Arrays
• Mass Storage System I/O
Channel
• Work Station/Server I/O
Channel
• High Speed Proprietary
Interface
• High Speed Backplane
Interface
Description
The HDMP-1536/46 transceiver
is a single silicon bipolar
integrated circuit packaged in a
plastic QFP package. It provides
a low-cost, low-power physical
layer solution for 1062.5 MBd
Fibre Channel or proprietary link
interfaces. It provides complete
FC-0 functionality for copper
transmission, incorporating both
the Fibre Channel FC-0 transmit
and receive functions into a
single device.
This chip is used to build a high-
speed interface (as shown in
Figure 1) while minimizing board
space, power, and cost. It is
compatible with both the ANSI
X3.230-1994/AM 1 - 1996
document and the “Fibre Channel
10-bit Interface” specification.
The transmitter section accepts
10-bit wide parallel TTL data and
multiplexes this data into a high-
speed serial data stream. The
parallel data is expected to be
8B/10B encoded data, or
equivalent. This parallel data is
latched into the input register of
the transmitter section on the
rising edge of the 106.25 MHz
reference clock (used as the
transmit byte clock).
The transmitter section’s PLL
locks to this user supplied 106.25
MHz byte clock. This clock is
then multiplied by 10, to generate
the 1062.5 MHz serial signal
clock used to generate the high-
speed output. The high-speed
outputs are capable of interfacing
directly to copper cables for
electrical transmission or to a
separate fiber-optic module for
optical transmission.
The receiver section accepts a
serial electrical data stream at
1062.5 MBd and recovers the
original 10-bit wide parallel data.
The receiver PLL locks onto the
incoming serial signal and
recovers the high-speed serial
clock and data. The serial data is
696 5965-8113E (4/97)









No Preview Available !

HDSP-5300 Даташит, Описание, Даташиты
PROTOCOL DEVICE
BYTSYNC
HDMP-15x6
TRANSMITTER SECTION
PLL
PLL
RECEIVER SECTION
REFCLK
ENBYTSYNC
-LCKREF
Figure 1. Typical Application Using the HDMP-15x6.
SERIAL DATA OUT
SERIAL DATA IN
DATA BYTE
TX[0-9]
TXCAP0
TXCAP1
REFCLK
-LCKREF
RXCAP0
RXCAP1
RBC0
RBC1
DATA BYTE
RX[0-9]
FRAME
MUX
TX
PLL/CLOCK
GENERATOR
INTERNAL
TX CLOCKS
OUTPUT
SELECT
INTERNAL
LOOPBACK
INPUT
SELECT
RX
PLL/CLOCK
RECOVERY
FRAME
DEMUX
AND
BYTE SYNC
INTERNAL
RX CLOCKS
INPUT
SAMPLER
BYTSYNC ENBYTSYNC
Figure 2. HDMP-15x6 Transceiver Block Diagram.
± DOUT
LOOPEN
± DIN
697









No Preview Available !

HDSP-5300 Даташит, Описание, Даташиты
converted back into 10-bit
parallel data, recognizing the
8B/10B comma character to
establish byte alignment.
The recovered parallel data is
presented to the user at TTL
compatible outputs. The receiver
section also recovers two
53.125 MHz receiver byte clocks
that are 180 degrees out of phase
with each other. The parallel data
is properly aligned with the rising
edge of alternating clocks.
The transceiver provides for on-
chip local loop-back functionality,
controlled through an external
input pin. Additionally, the byte
synchronization feature may be
disabled. This may be useful in
proprietary applications which
use alternative methods to align
the parallel data.
HDMP-1536/46 Block
Diagram
The HDMP-1536/46 was designed
to transmit and receive 10-bit
wide parallel data over a single
high-speed line, as specified for
the FC-0 layer of the Fibre
Channel standard. The parallel
data applied to the transmitter is
expected to be encoded per the
Fibre Channel specification,
which uses an 8B/10B encoding
scheme with special reserve
characters for link management
purposes. In order to accomplish
this task, the HDMP-1536/46
incorporates the following:
• TTL Parallel I/Os
• High Speed Phase Lock Loops
• Clock Generation/Recovery
Circuitry
• Parallel to Serial Converter
• High-Speed Serial Clock and
Data Recovery Circuitry
• Comma Character Recognition
Circuitry
• Byte Alignment Circuitry
• Serial to Parallel Converter
INPUT LATCH
The transmitter accepts 10-bit
wide TTL parallel data at inputs
TX[0..9]. The user-provided
reference clock signal, REFCLK,
is also used as the transmit byte
clock. The TX[0..9] and REFCLK
signals must be properly aligned,
as shown in Figure 3.
TX PLL/CLOCK GENERATOR
The transmitter Phase Lock Loop
and Clock Generator (TX PLL/
CLOCK GENERATOR) block is
responsible for generating all
internal clocks needed by the
transmitter section to perform its
functions. These clocks are based
on the supplied reference byte
clock (REFCLK). REFCLK is used
as both the frequency reference
clock for the PLL and the trans-
mit byte clock for the incoming
data latches. It is expected to be
106.25 MHz and properly aligned
to the incoming parallel data (see
Figure 3). This clock is multiplied
by 10 to generate the 1062.5
MHz clock necessary for the high
speed serial outputs.
FRAME MUX
The FRAME MUX accepts the 10-
bit wide parallel data from the
INPUT LATCH. Using internally
generated high speed clocks, this
parallel data is multiplexed into
the 1062.5 MBd serial data
stream. The data bits are trans-
mitted sequentially, from the
least significant bit (TX[0]) to the
most significant bit (TX[9]).
OUTPUT SELECT
The OUTPUT SELECT block
provides for an optional internal
loopback of the high speed serial
signal, for testing purposes.
In normal operation, LOOPEN is
set low and the serial data stream
is placed at ± DOUT. When wrap-
mode is activated by setting
LOOPEN high, the ± DOUT pins
are held static and the serial
output signal is internally
wrapped to the INPUT SELECT
box of the receiver section.
INPUT SELECT
The INPUT SELECT block deter-
mines whether the signal at ± DIN
or the internal loop-back serial
signal is used. In normal opera-
tion, LOOPEN is set low and the
serial data is accepted at ± DIN.
When LOOPEN is set high, the
high-speed serial signal is
internally looped-back from the
transmitter section to the receiver
section. This feature allows for
loop-back testing exclusive of the
transmission medium.
RX PLL/CLOCK RECOVERY
The RX PLL/CLOCK RECOVERY
block is responsible for frequency
and phase locking onto the
incoming serial data stream and
recovering the bit and byte
clocks. An automatic locking
feature allows the Rx PLL to lock
onto the input data stream
without external controls. It does
this by continually frequency
locking onto the 106.25 MHz
clock, and then phase locking
onto the input data stream. An
internal signal detection circuit
monitors the presence of the
input, and invokes the phase
detection as the data stream
appears. Once bit locked, the
receiver generates the high speed
sampling clock at 1062.5 MHz
for the input sampler, and
recovers the two 53.125 MHz
receiver byte clocks (RBC1/
RBC0). These clocks are 180° out
of phase with each other, and are
698










Скачать PDF:

[ HDSP-5300.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
HDSP-530014.2 mm (0.56 inch) Seven Segment DisplaysETC
ETC
HDSP-530114.2 mm (0.56 inch) Seven Segment DisplaysAgilent(Hewlett-Packard)
Agilent(Hewlett-Packard)
HDSP-530114.2 mm (0.56 inch) Seven Segment DisplaysETC
ETC
HDSP-530314.2 mm (0.56 inch) Seven Segment DisplaysAgilent(Hewlett-Packard)
Agilent(Hewlett-Packard)

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск