|
|
PDF HCTS11MS Data sheet ( Hoja de datos )
| Número de pieza | HCTS11MS | |
| Descripción | Radiation Hardened Triple 3-Input AND Gate | |
| Fabricantes | Intersil Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de HCTS11MS (archivo pdf) en la parte inferior de esta página. Total 7 Páginas | ||
|
No Preview Available !
HCTS11MS
November 1994
Radiation Hardened
Triple 3-Input AND Gate
Features
• 3 Micron Radiation Hardened SOS CMOS
• Total Dose 200K or 1 Mega-RAD (Si)
• Dose Rate Upset >1010 RAD(Si)/s 20ns Pulse
• Latch-Up Free Under Any Conditions
• Military Temperature Range: -55oC to +125oC
• Significant Power Reduction Compared to LSTTL ICs
• DC Operating Voltage Range: 4.5V to 5.5V
• LSTTL Input Compatibility
- VIL = 0.8V Max.
- VIH = VCC/2 Min
• Input Current Levels Ii ≤ 5µA at VOL, VOH
Pinouts
14 PIN CERAMIC DUAL-IN-LINE
MIL-STD-1835 DESIGNATOR CDIP2-T14, LEAD FINISH C
TOP VIEW
A1 1
B1 2
A2 3
B2 4
C2 5
Y2 6
GND 7
14 VCC
13 C1
12 Y1
11 C3
10 B3
9 A3
8 Y3
Description
The Intersil HCTS11MS is a Radiation Hardened Triple 3-
Input AND Gate. A high on all inputs forces the output to a
High state.
The HCTS11MS utilizes advanced CMOS/SOS technology
to achieve high-speed operation. This device is a member of
radiation hardened, high-speed, CMOS/SOS Logic Family.
The HCTS11MS is supplied in a 14 lead Weld Seal Ceramic
flatpack (K suffix) or a Weld Seal Ceramic Dual-In-Line
Package (D suffix).
14 PIN CERAMIC FLAT PACK
MIL-STD-1835 DESIGNATOR CDFP3-F14, LEAD FINISH C
TOP VIEW
A1
B1
A2
B2
C2
Y2
GND
1 14
2 13
3 12
4 11
5 10
69
78
VCC
C1
Y1
C3
B3
A3
Y3
Truth Table
INPUTS
OUTPUTS
An Bn Cn
Yn
LLL
L
L LH
L
LHL
L
L HH
L
HL L
L
HLH
L
HH L
L
HHH
H
NOTE: L = Logic Level Low, H = Logic level High
Functional Diagram
An
Bn
Cn
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com | Copyright © Intersil Corporation 1999
7-141
Yn
File Number 2409.1
1 page  
Specifications HCTS11MS
TABLE 8. STATIC AND DYNAMIC BURN-IN TEST CONNECTIONS
OPEN
GROUND
1/2 VCC = 3V ± 0.5V
STATIC BURN-IN I TEST CONDITIONS (Note 1)
6, 8, 12
1, 2, 3, 4, 5, 7, 9, 10, 11,
13
-
STATIC BURN-IN II TEST CONDITIONS (Note 1)
6, 8, 12
7
-
DYNAMIC BURN-IN TEST CONDITIONS (Note 2)
- 7 6, 8, 12
VCC = 6V ± 0.5V
14
1, 2, 3, 4, 5, 9, 10,
11, 13, 14
14
NOTE:
1. Each pin except VCC and GND will have a resistor of 10KΩ ± 5% for static burn-in
2. Each pin except VCC and GND will have a resistor of 1KΩ ± 5% for dynamic burn-in
OSCILLATOR
50kHz
25kHz
--
--
1, 2, 3, 4, 5, 9, 10,
11, 13
-
TABLE 9. IRRADIATION TEST CONNECTIONS
OPEN
GROUND
VCC = 5V ± 0.5V
6, 8, 12
7 1, 2, 3, 4, 5, 9, 10, 11, 13, 14
NOTE: Each pin except VCC and GND will have a resistor of 47KΩ ± 5% for irradiation testing.
Group E, Subgroup 2, sample size is 4 dice/wafer 0 failures.
AC Timing Diagrams
VIH
VIL
VOH
VOL
VOH
VOL
VS INPUT
TPLH
VS
TPHL
OUTPUT
TTLH
20%
80% 80%
OUTPUT
TTHL
20%
AC VOLTAGE LEVELS
PARAMETER
VCC
VIH
VS
VIL
GND
HCTS
4.50
3.00
1.30
0
0
UNITS
V
V
V
V
V
AC Load Circuit
DUT
CL
CL = 50pF
RL = 500Ω
7-145
TEST
POINT
RL
5 Page | ||
| Páginas | Total 7 Páginas | |
| PDF Descargar | [ Datasheet HCTS11MS.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| HCTS11MS | Radiation Hardened Triple 3-Input AND Gate | Intersil Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |