DataSheet26.com

SEC04G72C1BC2MT-37R PDF даташит

Спецификация SEC04G72C1BC2MT-37R изготовлена ​​​​«Swissbit» и имеет функцию, называемую «SDRAM SO-DIMM».

Детали детали

Номер произв SEC04G72C1BC2MT-37R
Описание SDRAM SO-DIMM
Производители Swissbit
логотип Swissbit логотип 

16 Pages
scroll

No Preview Available !

SEC04G72C1BC2MT-37R Даташит, Описание, Даташиты
preliminary Data Sheet
Rev.0.9 27.08.2012
4GB DDR2 SDRAM SO-DIMM
200 Pin SO-CDIMM
SEC04G72C1BC2MT-xxR
4GB PC2-5300 in FBGA Technology
RoHS compliant
Options:
Data Rate / Latency
Marking
DDR2 667 MT/s CL5
DDR2 533 MT/s CL4
-30
-37
Module Density
4096MB with 18 dies and 2 ranks
Standard Grade (TA)
(TC)
0°C to 70°C
0°C to 85°C
Environmental Requirements:
Operating temperature (ambient)
Standard Grade
0°C to 70°C
Operating Humidity
10% to 90% relative humidity, noncondensing
Operating Pressure
105 to 69 kPa (up to 10000 ft.)
Storage Temperature
-55°C to 100°C
Storage Humidity
5% to 95% relative humidity, noncondensing
Storage Pressure
1682 PSI (up to 5000 ft.) at 50°C
Features:
200-pin 72-bit Small Outline Clocked Dual-In-Line
Double Data Rate Synchronous DRAM Module
Module organization: dual rank 512M x 72
VDD = 1.8V ±0.1V, VDDQ 1.8V ±0.1V
1.8V I/O ( SSTL_18 compatible)
Serial Presence Detect with EEPROM
Phase-lock loop (PLL) clock driver to reduce loading
Supports ECC error detection and correction
Gold-contact pad
This module is fully pin and functional compatible to
the JEDEC PC2-6400 spec. and JEDEC- Standard
MO-224. (see www.jedec.org)
The PCB and all components are manufactured
according to the RoHS compliance specification
[EU Directive 2002/95/EC Restriction of Hazardous
Substances (RoHS)]
DDR2 - SDRAM component Micron
MT47H256M8EB-25E:C
256Mx8 DDR2 SDRAM in FBGA-60 package
Four bit prefetch architecture
DLL to align DQ and DQS transitions with CK
Eight internal device banks for concurrent operation
Programmable CAS latency (CL)
Posted CAS additive latency (AL)
WRITE latency = READ latency 1 tCK
Programmable burst length: 4 or 8
Adjustable data-output drive strength
On-die termination (ODT)
Figure: mechanical dimensions1
Swissbit AG
Industriestrasse 4
CH-9552 Bronschhofen
Fon: +41 (0) 71 913 03 03
Fax: +41 (0) 71 913 03 15
www.swissbit.com
1if no tolerances specified ± 0.15mm
Page 1
of 16









No Preview Available !

SEC04G72C1BC2MT-37R Даташит, Описание, Даташиты
preliminary Data Sheet
Rev.0.9 27.08.2012
This Swissbit module is an industry standard 200-pin 8-byte DDR2 SDRAM clocked Small Outline Dual-In-line
Memory Module (SO-CDIMM) which is organized as x64 high speed CMOS memory arrays. The module uses
internally configured octal-bank DDR2 SDRAM devices. The module uses double data rate architecture to
achieve high-speed operation. DDR2 SDRAM modules operate from a differential clock (CK and CK#). READ
and WRITE accesses to a DDR2 SDRAM module is burst-oriented; accesses start at a selected location and
continue for a programmed number of locations in a programmed sequence. The burst length is either four or
eight locations. An auto precharge function can be enabled to provide a self-timed row precharge that is initiated
at the end of a burst access. The DDR2 SDRAM devices have a multibank architecture which allows a concurrent
operation that is providing a high effective bandwidth. A self refresh mode is provided and a power-saving “power-
down” mode. All inputs and all full drive-strength outputs are SSTL_18 compatible.
The DDR2 SDRAM module uses the optional serial presence detect (SPD) function implemented via serial
EEPROM using the standard I2C protocol. This nonvolatile storage device contains 256 bytes. The first 128 bytes
are utilized by the SO-DIMM manufacturer (swissbit) to identify the module type, the module’s organization and
several timing parameters. The second 128 bytes are available to the end user.
Module Configuration
Organization
512M x 72bit
DDR2 SDRAMs used
18 x 256M x 8bit (2048Mbit)
Row
Addr.
15
Device Bank
Select
Column
Addr.
Refresh
Module
Bank Select
BA0, BA1, BA2 10
8k S0#, S1#
Module Dimensions
in mm
67.60 (long) x 30(high) x 3.80 [max] (thickness)
Timing Parameters
Part Number
SEC04G72C1BC2MT-37R
SEC04G72C1BC2MT-30R
Module Density
4096 MB
4096 MB
Transfer Rate
4.2 GB/s
5.3 GB/s
Clock Cycle/Data bit rate
3.5ns/533MT/s
3.0ns/667MT/s
Latency
4-4-4
5-5-5
Pin Name
A0 A9, A11 A14
A10/AP
BA0 BA2
DQ0 DQ63
CB0 CB7
DM0 DM8
DQS0 DQS8
DQS0# - DQS8#
RAS#
CAS#
WE#
CKE0 CKE1
CK0 CK1
Swissbit AG
Industriestrasse 4
CH-9552 Bronschhofen
Address Inputs
Address Input / Autoprecharge Bit
Bank Address Inputs
Data Input / Output
ECC Check Bits
Input Data Mask
Data Strobe, positive line
Data Strobe, negative line (only used when differential data strobe mode is enabled)
Row Address Strobe
Column Address Strobe
Write Enable
Clock Enable
Clock Inputs, positive line
Fon: +41 (0) 71 913 03 03
Fax: +41 (0) 71 913 03 15
www.swissbit.com
Page 2
of 16









No Preview Available !

SEC04G72C1BC2MT-37R Даташит, Описание, Даташиты
CK0# - CK1#
S0# - S1#
VDD
VREF
VSS
VDDSPD
SCL
SDA
SA0 SA1
ODT0 ODT1
NC
preliminary Data Sheet
Clock Inputs, negative line
Chip Select
Supply Voltage (1.8V± 0.1V)
Input / Output Reference
Ground
Serial EEPROM Positive Power Supply
Serial Clock for Presence Detect
Serial Data Out for Presence Detect
Presence Detect Address Inputs
On-Die Termination
No Connection
Rev.0.9 27.08.2012
Pin Configuration
PIN #
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51
Front Side
VREF
VSS
DQ0
DQ1
VSS
DQS0#
DQS0
VSS
DQ2
DQ3
VSS
DQ8
DQ9
VSS
DQS1#
DQS1
VSS
DQ10
DQ11
VSS
VSS
DQ16
DQ17
VSS
DQS2#
DQS2
Swissbit AG
Industriestrasse 4
CH-9552 Bronschhofen
PIN #
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
Back Side
VSS
DQ4
DQ5
VSS
DM0
VSS
DQ6
DQ7
VSS
DQ12
DQ13
VSS
DM1
VSS
CK0
CK0#
VSS
DQ14
DQ15
VSS
VSS
DQ20
DQ21
VSS
NC (EVENT#)
DM2
PIN #
101
103
105
107
109
111
113
115
117
119
121
123
125
127
129
131
133
135
137
139
141
143
145
147
149
151
Front Side
A1
VDD
A10/AP
BA0
WE#
VDD
CAS#
S1#
VDD
ODT1
VSS
DQ32
DQ33
VSS
DQS4#
DQS4
VSS
DQ34
DQ35
VSS
DQ40
DQ41
VSS
DM5
VSS
DQ42
PIN #
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
Back Side
A0
VDD
BA1
RAS#
S0#
VDD
ODT0
A13
VDD
NC (S3)
VSS
DQ36
DQ37
VSS
DM4
VSS
DQ38
DQ39
VSS
DQ44
DQ45
VSS
DQS5#
DQS5
VSS
DQ46
Fon: +41 (0) 71 913 03 03
Fax: +41 (0) 71 913 03 15
www.swissbit.com
Page 3
of 16










Скачать PDF:

[ SEC04G72C1BC2MT-37R.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
SEC04G72C1BC2MT-37RSDRAM SO-DIMMSwissbit
Swissbit

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск