|
|
PDF HCC40100B Data sheet ( Hoja de datos )
| Número de pieza | HCC40100B | |
| Descripción | 32-STAGE STATIC LEFT/RIGHT SHIFT REGISTER | |
| Fabricantes | STMicroelectronics | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de HCC40100B (archivo pdf) en la parte inferior de esta página. Total 13 Páginas | ||
|
No Preview Available !
HCC/HCF40100B
32-STAGE STATIC LEFT/RIGHT SHIFT REGISTER
. FULLY STATIC OPERATION
. SHIFT LEFT/SHIFT RIGHT CAPABILITY
. MULTIPLE PACKAGE CASCADING
. RECIRCULATE CAPABILITY
. LIFO OR FIFO CAPABILITY
. STANDARDIZED SYMMETRICAL OUTPUT
CHARACTERISTICS
. QUIESCENT CURRENT SPECIFIED AT 20V
FOR HCC DEVICE
. 5V, 10V, AND 15V PARAMETRIC RATINGS
. INPUT CURRENT OF 100nA AT 18V AND 25°C
FOR HCC DEVICE
. 100% TESTED FOR QUIESCENT CURRENT
. MEETS ALL REQUIREMENTS OF JEDECTEN-
TATIVE STANDARD No. 13A, ”STANDARD
SPECIFICATIONS FOR DESCRIPTION OF ”B”
SERIES CMOS DEVICES”
data in the 32nd stage is shifted into the first stage
when the LEFT/RIGHT CONTROL is low and from
the 1st stage to the 32nd stage when the
LEFT/RIGHT CONTROL is high.
EY F
(Plastic Package) (Ceramic Frit Seal Package)
DESCRIPTION
The HCC40100B (extended temperature range)
and HCF40100B (intermediate temperature range)
are monolithic integrated circuits, available in 16-
lead dual in-line plastic or ceramic package and
plastic micro package. The HCC/HCF40100B is a
32-stage shift register containing 32 D-type master-
slave flip-flops. The data present at the SHIFT-
RIGHT INPUT is transferred into the first register
stage synchronously with the positive CLOCK edge,
provided the LEFT/RIGHT CONTROL is at a low
level, the RECIRCULATE CONTROL is at a high
level, and the CLOCK INHIBIT is low. If the
LEFT/RIGHT CONTROL is at a high level and the
RECIRCULATE CONTROL is also high, data at the
SHIFT-LEFT INPUT is transferred into the 32nd reg-
ister stage synchronously with the positive CLOCK
transition, provided the CLOCK INHIBIT is low. The
state of the LEFT/RIGHT CONTROL, RECIRCU-
LATE CONTROL, and CLOCK INHIBIT should not
be changed when the CLOCK is high. Data is shifted
one stage left or one stage right depending on the
state of the LEFT/RIGHT CONTROL, synchron-
ously with the positive CLOCK edge. Data clocked
into the first or 32nd register states is available at the
SHIFT-LEFT or SHIFT-RIGHT OUTPUT respec-
tively, on the next negative CLOCK transition (see
Data Transfer Table). No shifting occurs on the posi-
tive CLOCK edge if the CLOCK INHIBIT line is at a
high level. With the RECIRCULATE CONTROL low,
M1
(Micro Package)
C1
(Plastic Chip Carrier)
ORDER CODES :
HCC40100BF HCF40100BM1
HCF40100BEY HCF40100BC1
PIN CONNECTIONS
June 1989
1/13
1 page  
HCC/HCF40100B
STATIC ELECTRICAL CHARACTERISTICS (continued)
Symbol Parameter
Test Conditions
Value
V I V O |I O | V D D T Lo w*
25°C
T High*
(V) (V) (µA) (V) Min. Max. Min. Typ. Max. Min. Max.
VIH Input High
Voltage
0.5/4.5 < 1 5 3.5
1/9 < 1 10 7
3.5
7
3.5
7
1.5/13.5 < 1 15 11
11
11
VIL Input Low
Voltage
4.5/0.5 < 1 5
9/1 < 1 10
1.5
3
1.5 1.5
33
13.5/1.5 < 1 15
4
44
I OH Output
0/ 5 2.5
Drive
Current
HCC 0/ 5
Types 0/10
4.6
9.5
5 –2
5 – 0.64
10 – 1.6
– 1.6 – 3.2
– 0.51 – 1
– 1.3 – 2.6
– 1.15
– 0.36
– 0.9
0/15 13.5
15 – 4.2
– 3.4 – 6.8
– 2.4
0/ 5 2.5
5 – 1.53
– 1.36 – 3.2
– 1.1
HCF 0/ 5
Types 0/10
4.6
9.5
5 – 0.52
10 – 1.3
– 0.44 – 1
– 1.1 – 2.6
– 0.36
– 0.9
0/15 13.5
15 – 3.6
– 3.0 – 6.8
– 2.4
I OL Output
0/ 5 0.4
Sink
Current
HCC
Types
0/10
0.5
0/15 1.5
5 0.64
10 1.6
15 4.2
0.51 1
1.3 2.6
3.4 6.8
0.36
0.9
2.4
0/ 5
HCF
Types
0/10
0/15
0.4
0.5
1.5
5 0.52
10 1.3
15 3.6
0.44 1
1.1 2.6
3.0 6.8
0.36
0.9
2.4
I IH, IIL
Input
Leakage
Current
HCC 0/18
Types
HCF 0/15
Types
Any Input
18
15
± 0.1
± 0.3
±10– 5 ± 0.1
±10– 5 ± 0.3
±1
±1
CI Input Capacitance
Any Input
5 7.5
* TLow = – 55°C for HCC device : – 40°C for HCF device.
* THigh = + 125°C for HCC device : + 85°C for HCF device.
The Noise Margin for both ”1” and ”0” level is : 1V min. with VDD = 5V, 2V min. with VDD = 10V, 2.5 V min. with VDD = 15V.
Unit
V
V
mA
mA
µA
pF
DYNAMIC ELECTRICAL CHARACTERISTICS (T amb = 25°C, CL = 50pF, RL = 200kΩ,
typical temperature coefficient for all VDD values is 0.3%/°C, all input rise and fall time = 20ns)
Symbol
Parameter
t PLH,
tP HL
Propagation Delay Time
Clock to Shift Left/Right Output
Test Conditions
V al ue
V D D (V) Min. Typ. Max.
5 360 720
10 165 330
15 115 230
t T HL,
tTLH
Transition Time
5 100 200
10 50 100
15 40 80
Unit
ns
ns
5/13
5 Page 
DIM.
A
a1
a2
b
b1
C
c1
D
E
e
e3
F
G
L
M
S
HCC/HCF40100B
SO16 (Narrow) MECHANICAL DATA
MIN.
0.1
0.35
0.19
9.8
5.8
3.8
4.6
0.5
mm
TYP.
0.5
1.27
8.89
MAX.
1.75
0.2
1.65
0.46
0.25
MIN.
0.004
0.013
0.007
45° (typ.)
10 0.385
6.2 0.228
4.0 0.149
5.3 0.181
1.27 0.019
0.62
8° (max.)
inch
TYP.
0.019
0.050
0.350
MAX.
0.068
0.007
0.064
0.018
0.010
0.393
0.244
0.157
0.208
0.050
0.024
P013H
11/13
11 Page | ||
| Páginas | Total 13 Páginas | |
| PDF Descargar | [ Datasheet HCC40100B.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| HCC40100B | 32-STAGE STATIC LEFT/RIGHT SHIFT REGISTER | STMicroelectronics |
| HCC40100BF | 32-STAGE STATIC LEFT/RIGHT SHIFT REGISTER | STMicroelectronics |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |