DataSheet26.com

S3056 PDF даташит

Спецификация S3056 изготовлена ​​​​«AMCC» и имеет функцию, называемую «MULTI-RATE SONET/SDH CLOCK RECOVERY UNIT».

Детали детали

Номер произв S3056
Описание MULTI-RATE SONET/SDH CLOCK RECOVERY UNIT
Производители AMCC
логотип AMCC логотип 

17 Pages
scroll

No Preview Available !

S3056 Даташит, Описание, Даташиты
DEVICE
SMPEUCLITFIIC-RATAIOTEN SONET/SDH CLOCK RECOVERY UNIT
BMiUCLMTOI-SRAPTEECLSOCNLEOTC/KSDGHECNLEORCAKTORRECOVERY UNIT
®
S3056
S3056
FEATURES
• SiGe BiCMOS technology
• Complies with Bellcore and ITU-T specifica-
tions for jitter tolerance, jitter transfer and
jitter generation
• On-chip high frequency PLL with internal
loop filter for clock recovery
• Supports clock recovery for:
OC-48 (2488.32 Mbps),
Fibre Channel (2125 Mbps),
OC-24 (1244.16 Mbps),
Gigabit Ethernet (1250 Mbps),
Fibre Channel (1062.5 Mbps),
OC-12 (622.08 Mbps),
OC-3 (155.52 Mbps) NRZ data
• Selectable reference frequencies
19.44 MHz or 155.52 MHz
(or equivalent Fibre Channel/
Gigabit Ethernet frequencies)
• Lock detect—monitors frequency of
incoming data
• Low-jitter serial interface
• +3.3 V supply
• Compact 48 pin TQFP TEP package
• Typical power 620 mW
GENERAL DESCRIPTION
The function of the S3056 clock recovery unit is to
derive high speed timing signals for SONET/SDH-
based equipment. The S3056 is implemented using
AMCC’s proven Phase Locked Loop (PLL) technology.
Figure 1 shows a typical network application.
The S3056 receives an OC-48, OC-24, OC-12, OC-3,
Fibre Channel or Gigabit Ethernet scrambled NRZ sig-
nal and recovers the clock from the data. The chip
outputs a differential bit clock and retimed data.
The S3056 utilizes an on-chip PLL which consists
of a phase detector, a loop filter, and a Voltage
Controlled Oscillator (VCO). The phase detector
compares the phase relationship between the VCO
output and the serial data input. A loop filter con-
verts the phase detector output into a smooth DC
voltage, and the DC voltage is input to the VCO
whose frequency is varied by this voltage. A block
diagram is shown in Figure 2.
Figure 1. System Block Diagram
16 16
OTX
ORX S3056
S3057
16
S3056 ORX
OTX
S3057
16
October 31, 2000 / Revision J
1









No Preview Available !

S3056 Даташит, Описание, Даташиты
S3056
MULTI-RATE SONET/SDH CLOCK RECOVERY UNIT
S3056 OVERVIEW
The S3056 supports clock recovery for the OC-48,
Fibre Channel (2125 Mbps), OC-24, Gigabit
Ethernet, Fibre Channel (1062.5 Mbps), OC-12 or
OC-3 data rate. Differential serial data is input to the
chip at the specified rate, and clock recovery is per-
formed on the incoming data stream. An external os-
cillator is required to minimize the PLL lock time, and
provide a stable output clock source in the absence of
serial input data. Retimed data and clock are output
from the S3056.
Suggested Interface Devices
Sumitomo
OC-48 Optical Receiver
AMCC S3057
OC-48 Transceiver
Figure 2. S3056 Functional Block Diagram
CAP 1,2
2
LOOP
FILTER
VCO
TESTOUT
REFCLKP/N
TESTCLK
RATESEL[1:0]
REFSEL
TESTEN
LCKREFN
2
RST
SDN
SERDATIP/N
BYPASS
CLOCK
DIVIDER
REFCMP
LOCK
DETECTOR
SERCLKOP/N
LOCKDET
PHASE DETECTOR
SERDATOP/N
2 October 31, 2000 / Revision J









No Preview Available !

S3056 Даташит, Описание, Даташиты
MULTI-RATE SONET/SDH CLOCK RECOVERY UNIT
S3056
S3056 FUNCTIONAL DESCRIPTION
The S3056 clock recovery device performs the clock
recovery function for SONET OC-48, Fibre Channel
(2125 Mbps), OC-24, Gigabit Ethernet, Fibre
Channel (1062.5 Mbps), OC-12 or OC-3 serial data
links. The chip extracts the clock from the serial data
inputs and provides retimed clock and data outputs.
A 155.52/19.44 MHz (156.25/19.53 MHz for Gigabit
Ethernet and 132.81/16.60 MHz for Fibre Channel)
reference clock is required for phase locked loop
start up and proper operation under loss of signal
conditions. An integral prescaler and phase locked
loop circuit is used to multiply this reference to the
nominal bit rate. The input data rate is selected by
the RATESEL inputs. (See Table 1.)
Clock Recovery
Clock recovery, as shown in the block diagram in
Figure 2, generates a clock that is at the same fre-
quency as the incoming data bit rate at the serial
data input. The clock is phase aligned by a PLL so
that it samples the data in the center of the data eye
pattern.
The phase relationship between the edge transi-
tions of the data and those of the generated clock
are compared by a phase/frequency discriminator.
Output pulses from the discriminator indicate the
required direction of phase corrections. These
pulses are smoothed by an integral loop filter. The
output of the loop filter controls the frequency of
the Voltage Controlled Oscillator (VCO), which
generates the recovered clock.
Frequency stability without incoming data is guaran-
teed by an alternate reference input (REFCLK) that
the PLL locks onto when data is lost. If the frequency
of the incoming signal varies by a value greater than
that stated in Table 7 with respect to REFCLKP/N,
the PLL will be declared out of lock, and the PLL will
lock to the reference clock. The assertion of SDN will
also cause an out of lock condition.
The loop filter transfer function is optimized to enable
the PLL to track the jitter, yet tolerate the minimum
transition density expected in a received SONET
data signal.
The total loop dynamics of the clock recovery PLL
yield a jitter tolerance which exceeds the minimum
tolerance proposed for SONET equipment by the
Bellcore TA-NWT-000253 standard, shown in Figure 3.
Lock Detect
The S3056 contains a lock detect circuit which monitors
the integrity of the serial data inputs. If the received
serial data fails the frequency test, the PLL will be
forced to lock to the local reference clock. This will
maintain the correct frequency of the recovered clock
output under loss of signal or loss of lock conditions. If
the recovered clock frequency deviates from the local
reference clock frequency by more than that stated in
Table 7, the PLL will be declared out of lock. The lock
detect circuit will poll the input data stream in an attempt
to reacquire lock to data. If the recovered clock fre-
quency is determined to be within that stated in
Table 7, the PLL will be declared in lock and the lock
detect output will go active. The assertion of SDN will
also cause an out of lock condition.
Table 1. Data Rate Select
RATESEL0 RATESEL1 Operating Mode
00
OC-3
0 1 OC-12
1 0 OC-24
1 1 OC-48
1 0 Gigabit Ethernet
1 0 Fibre Channel
1 1 Fibre Channel
REFCLK
Frequency
155.52/19.44
155.52/19.44
155.52/19.44
155.52/19.44
156.25/19.53
132.81/16.60
132.81/16.60
Table 2. Reference Frequency Select
REFSEL
Reference Frequency
0 19.44 MHz
1 155.52 MHz
October 31, 2000 / Revision J
3










Скачать PDF:

[ S3056.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
S30525CH BTL Motor Drive ICKODENSHI KOREA
KODENSHI KOREA
S30535CH BTL Motor Drive ICKODENSHI KOREA
KODENSHI KOREA
S30555CH BTL Motor Drive ICKODENSHI KOREA
KODENSHI KOREA
S30565CH BTL Motor Drive ICKODENSHI KOREA
KODENSHI KOREA

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск