74AUP1G00 PDF даташит
Спецификация 74AUP1G00 изготовлена «Diodes» и имеет функцию, называемую «SINGLE 2 INPUT POSITIVE NAND GATE». |
|
Детали детали
Номер произв | 74AUP1G00 |
Описание | SINGLE 2 INPUT POSITIVE NAND GATE |
Производители | Diodes |
логотип |
16 Pages
No Preview Available ! |
74AUP1G00
SINGLE 2 INPUT POSITIVE NAND GATE
Description
The Advanced Ultra Low Power (AUP) CMOS logic family is designed
for low power and extended battery life in portable applications.
Pin Assignments
The 74AUP1G00 is a single two-input positive NAND gate with a
standard push-pull output designed for operation over a power supply
range of 0.8V to 3.6V. The device is fully specified for partial power
down applications using IOFF. The IOFF circuitry disables the output,
preventing damaging current backflow when the device is powered
down. The gate performs the positive Boolean function:
Y = A • B or Y = A + B
Features
• Advanced Ultra Low Power (AUP) CMOS
• Supply Voltage Range from 0.8V to 3.6V
• ±4 mA Output Drive at 3.0V
• Low Static Power Consumption
ICC < 0.9µA
• Low Dynamic Power Consumption
CPD = 6pF (Typical at 3.6V)
• Schmitt Trigger Action at all inputs makes the circuit tolerant for
slower input rise and fall time. The hysteresis is typically 250mV
at VCC = 3.0V.
• IOFF Supports Partial-Power-Down Mode Operation
• ESD Protection Exceeds JESD 22
2000-V Human Body Model (A114)
Exceeds 1000-V Charged Device Model (C101)
• Latch-Up Exceeds 100mA per JESD 78, Class I
• Leadless Packages Named per JESD30E
• Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
• Halogen and Antimony Free. “Green” Device (Note 3)
Applications
• Suited for Battery and Low Power Needs
• Wide array of products such as:
Tablets, E-readers
Cell Phones, Personal Navigation / GPS
MP3 Players ,Cameras, Video Recorders
PCs, Ultrabooks, Notebooks, Netbooks
Computer Peripherals, Hard Drives, SSDs, CD/DVD ROMs
TVs, DVDs, DVRs, Set-Top Boxes
Notes:
1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant.
2. See http://www.diodes.com/quality/lead_free.html for more information about Diodes Incorporated’s definitions of Halogen- and Antimony-free, "Green"
and Lead-free.
3. Halogen- and Antimony-free "Green” products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and
<1000ppm antimony compounds.
74AUP1G00
Document number: DS35145 Rev 6 - 2
1 of 16
www.diodes.com
February 2015
© Diodes Incorporated
No Preview Available ! |
74AUP1G00
Ordering Information
74AUP1G 00 XXX -7
Logic Device
74 : Logic Prefix
AUP : 0.8 to 3.6 V
Logic Family
1G : One Gate
Function
00 : 2-Input
NAND Gate
Package
SE : SOT353
FS3 : X2-DFN0808-4
FW5 : X1-DFN1010-6
FW4 :X2-DFN1010-6
FX4 : X2- DFN1409-6
FZ4 : X2- DFN1410-6
Packing
-7 : 7” Tape & Reel
Device
74AUP1G00SE-7
74AUP1G00FS3-7
74AUP1G00FW5-7
74AUP1G00FW4-7
74AUP1G00FX4-7
74AUP1G00FZ4-7
Package
Code
SE
Package
(Notes 4 & 5)
SOT353
FS3 X2-DFN0808-4
FW5
X1-DFN1010-6
FW4
FX4
FZ4
X2-DFN1010-6
X2-DFN1409-6
Chip Scale Alternative
X2-DFN1410-6
Package
Size
2.0mm x 2.0mm x 1.1mm
0.65 mm lead pitch
0.8mm x 0.8mm x 0.35mm
0.5 mm pad pitch (diamond)
1.0mm x 1.0mm x 0.5mm
0.35 mm pad pitch
1.0mm x 1.0mm x 0.4mm
0.35 mm pad pitch
1.4mm x 0.9mm x 0.4mm
0.5 mm pad pitch
1.4mm x 1.0mm x 0.4mm
0.5 mm pad pitch
7” Tape and Reel
Quantity
Part Number Suffix
3,000/Tape & Reel
-7
5,000/Tape & Reel
-7
5,000/Tape & Reel
-7
5,000/Tape & Reel
-7
5,000/Tape & Reel
-7
5,000/Tape & Reel
-7
Notes: 4. Pad layout as shown on Diodes Inc. suggested pad layout document AP02001, which can be found on our website at
http://www.diodes.com/datasheets/ap02001.pdf.
5. The taping orientation is located on our website at http://www.diodes.com/datasheets/ap02007.pdf.
Pin Descriptions
Pin Name
A
B
GND
Y
VCC
Function
Data Input
Data Input
Ground
Data Output
Supply Voltage
Logic Diagram
Function Table
Inputs
AB
LL
LH
HL
HH
Output
Y
H
H
H
L
74AUP1G00
Document number: DS35145 Rev 6 - 2
2 of 16
www.diodes.com
February 2015
© Diodes Incorporated
No Preview Available ! |
74AUP1G00
Absolute Maximum Ratings (Notes 6 & 7) (@TA = +25°C, unless otherwise specified.)
Symbol
ESD HBM
ESD CDM
VCC
VI
Vo
IIK
IOK
IO
ICC
IGND
TJ
TSTG
Description
Human Body Model ESD Protection
Charged Device Model ESD Protection
Supply Voltage Range
Input Voltage Range
Voltage Applied to Output in High or Low State
Input Clamp Current VI < 0
Output Clamp Current (VO < 0 )
Continuous Output Current (VO = 0 to VCC)
Continuous Current Through VCC
Continuous Current Through GND
Operating Junction Temperature
Storage Temperature
Rating
2
1
-0.5 to +4.6
-0.5 to +4.6
-0.5 to VCC +0.5
50
50
±20
50
-50
-40 to +150
-65 to +150
Unit
kV
kV
V
V
V
mA
mA
mA
mA
mA
°C
°C
Notes:
6. Stresses beyond the absolute maximum may result in immediate failure or reduced reliability. These are stress values and device
operation should be within recommend values.
7. Forcing the maximum allowed voltage could cause a condition exceeding the maximum current or conversely forcing the maximum current could
cause a condition exceeding the maximum voltage. The ratings of both current and voltage must be maintained within the controlled range.
Recommended Operating Conditions (Note 8) (@TA = +25°C, unless otherwise specified.)
Symbol
Parameter
Min
VCC Operating Voltage
VI
VO
IOH
IOL
∆t/∆V
TA
Input Voltage
Output Voltage
High-Level Output Current
Low-Level Output Current
Input Transition Rise or Fall Rate
Operating Free-Air Temperature
VCC = 0.8V
VCC = 1.1V
VCC = 1.4V
VCC = 1.65V
VCC = 2.3V
VCC = 3.0V
VCC = 0.8V
VCC = 1.1V
VCC = 1.4V
VCC = 1.65V
VCC = 2.3V
VCC = 3.0V
VCC = 0.8V to 3.6V
Note: 8. Unused inputs should be held at VCC or Ground.
0.8
0
0
—
—
—
—
—
—
—
—
—
—
—
—
—
-40
Max
3.6
3.6
VCC
-20
-1.1
-1.7
-1.9
-3.1
-4
20
1.1
1.7
1.9
3.1
4
200
125
Unit
V
V
V
µA
mA
µA
mA
ns/V
°C
74AUP1G00
Document number: DS35145 Rev 6 - 2
3 of 16
www.diodes.com
February 2015
© Diodes Incorporated
Скачать PDF:
[ 74AUP1G00.PDF Даташит ]
Номер в каталоге | Описание | Производители |
74AUP1G00 | Low-power 2-input NAND gate | NXP Semiconductors |
74AUP1G00 | SINGLE 2 INPUT POSITIVE NAND GATE | Diodes |
74AUP1G02 | Low-power 2-input NOR gate | NXP Semiconductors |
74AUP1G02 | SINGLE 2 INPUT POSITIVE NOR GATE | Diodes |
Номер в каталоге | Описание | Производители |
TL431 | 100 мА, регулируемый прецизионный шунтирующий регулятор |
Unisonic Technologies |
IRF840 | 8 А, 500 В, N-канальный МОП-транзистор |
Vishay |
LM317 | Линейный стабилизатор напряжения, 1,5 А |
STMicroelectronics |
DataSheet26.com | 2020 | Контакты | Поиск |