DataSheet26.com

8T49N281 PDF даташит

Спецификация 8T49N281 изготовлена ​​​​«Integrated Device Technology» и имеет функцию, называемую «NG Octal Universal Frequency Translator».

Детали детали

Номер произв 8T49N281
Описание NG Octal Universal Frequency Translator
Производители Integrated Device Technology
логотип Integrated Device Technology логотип 

30 Pages
scroll

No Preview Available !

8T49N281 Даташит, Описание, Даташиты
FemtoClock® NG Octal Universal
Frequency Translator
8T49N281
DATA SHEET
General Description
The 8T49N281 has a fractional-feedback PLL that can be used as a
jitter attenuator or frequency translator. It is equipped with six integer
and two fractional output dividers, allowing the generation of up to 8
different output frequencies, ranging from 8kHz to 1GHz. Three of
these frequencies are completely independent of each other and the
inputs. The other five are related frequencies. The eight outputs may
select among LVPECL, LVDS or LVCMOS output levels.
This functionality makes it ideal to be used in any frequency
translation application, including 1G, 10G, 40G and 100G
Synchronous Ethernet, OTN, and SONET/SDH, including ITU-T
G.709 (2009) FEC rates. The device may also behave as a frequency
synthesizer.
The 8T49N281 accepts up to two differential or single-ended input
clocks and a crystal input. The PLL can lock to either input clock, but
both input clocks must be related in frequency.
The device supports hitless reference switching between input
clocks. The device monitors both input clocks for Loss of Signal
(LOS). It generates an alarm when an input clock failure is detected.
Automatic and manual hitless reference switching options are
supported. LOS behavior can be set to support gapped or un-gapped
clocks.
The 8T49N281 supports holdover with an initial accuracy of ±50ppB
from the point where the loss of all applicable input reference(s) has
been detected. It maintains a historical average operating point that
may be returned to in holdover at a limited phase slope.
The device places no constraints on input to output frequency
conversion, supporting all FEC rates, including the new revision of
ITU-T Recommendation G.709 (2009), most with 0ppm conversion
error.
The PLL has a register-selectable loop bandwidth from 0.5Hz to
512Hz.
Each output supports individual phase delay settings to allow
output-output alignment.
The device supports Output Enable inputs and Lock, Holdover and
LOS status outputs.
The device is programmable through an I2C interface. It also
supports I2C master capability to allow the register configuration to
be read from an external EEPROM.
Applications
OTN or SONET / SDH equipment Line cards (up to OC-192, and
supporting FEC ratios)
OTN de-mapping (Gapped Clock and DCO mode)
Gigabit and Terabit IP switches / routers including support of
Synchronous Ethernet
Wireless base station baseband
Data communications
Features
Supports SDH/SONET and Synchronous Ethernet clocks
including all FEC rate conversions
Two differential outputs meet jitter limits for 100G Ethernet and
STM-256/OC-768
<0.3ps RMS (including spurs): 12kHz to 20MHz
All outputs <0.5ps RMS (including spurs) 12kHz to 20MHz
Operating modes: locked to input signal, holdover and free-run
Initial holdover accuracy of ±50ppb
Accepts two LVPECL, LVDS, LVHSTL, HCSL or LVCMOS
input clocks
Accepts frequencies ranging from 8kHz up to 875MHz
Auto and manual input clock selection with hitless switching
Clock input monitoring, including support for gapped clocks
Phase-Slope Limiting and Fully Hitless Switching options to
control output phase transients
Operates from a 10MHz to 40MHz fundamental-mode crystal
Generates eight LVPECL /LVDS or sixteen LVCMOS output clocks
Output frequencies ranging from 8kHz up to 1.0GHz (diff)
Output frequencies ranging from 8kHz to 250MHz (LVCMOS)
Four General Purpose I/O pins with optional support for status &
control:
Four Output Enable control inputs may be mapped to any of the
eight outputs
Lock, Holdover & Loss-of-Signal status outputs
Open-drain Interrupt pin
Programmable PLL bandwidth settings:
0.5Hz, 1Hz, 2Hz, 4Hz, 8Hz, 16Hz, 32Hz, 64Hz, 128Hz, 256Hz
or 512Hz
Optional Fast Lock function
Programmable output phase delays in steps as small as 16ps
Register programmable through I2C or via external I2C EEPROM
Bypass clock paths for system tests
Power supply modes
VCC / VCCA / VCCO
3.3V / 3.3V / 3.3V
3.3V / 3.3V / 2.5V
3.3V / 3.3V / 1.8V (LVCMOS)
2.5V / 2.5V / 3.3V
2.5V / 2.5V / 2.5V
2.5V / 2.5V / 1.8V (LVCMOS)
Power down modes support consumption as low as 1.5W (see
Section, “Power Dissipation and Thermal Considerations” for
details)
-40°C to 85°C ambient operating temperature
Package: 56QFN, lead-free RoHs (6)
8T49N281 REVISION 4 07/08/15
1 ©2015 Integrated Device Technology, Inc.









No Preview Available !

8T49N281 Даташит, Описание, Даташиты
8T49N281 DATA SHEET
8T49N281 Block Diagram
XTAL
OSC Input Clock
Monitoring,
Clk0
÷ P0
Priority,
&
Clk1 ÷ P1 Selection
Fractional
Feedback
APLL
Lock
Holdover
IntN Output
Divider
IntN Output
Divider
FracN Output
Divider
FracN Output
Divider
nRST
SCLK
SDATA
Reset
Logic
I2C Master
LOS
OTP
I2C Slave
Status Registers
Control Registers
GPIO
Logic
4
IntN
IntN
IntN
IntN
Serial EEPROM
SA0
Figure 1. 8T49N281 Functional Block Diagram
GPIO
nINT PLL_BYP
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
FEMTOCLOCK® NG OCTAL UNIVERSAL FREQUENCY TRANSLATOR
2
REVISION 4 07/08/15









No Preview Available !

8T49N281 Даташит, Описание, Даташиты
Pin Assignment
nQ1
Q1
VCCO1
nRST
nQ0
Q0
VCCO0
nINT
VCCA
CAP_REF
CAP
PLL_BYP
VCCA
VCCA
42 41 40 39 38 37 36 35 34 33 32 31 30 29
43 28
44 27
45 26
46 25
47 8T49N281 24
48 56-LEAD VFQFN 23
49 8mm x 8mm x 0.90mm Package Body 22
50 6.6mm x 6.6mm EPad Size 21
51 NLG Suffix 20
52 Top View 19
53 18
54 17
55 16
56 15
1 2 3 4 5 6 7 8 9 10 11 12 13 14
nQ2
Q2
VCC02
GPIO[0]
nQ3
Q3
VCCO3
GPIO[1]
VCCA
RESERVED
RESERVED
VCC
VCCA
VCCA
Figure 2. Pinout Drawing
8T49N281 DATA SHEET
REVISION 4 07/08/15
3 FEMTOCLOCK® NG OCTAL UNIVERSAL FREQUENCY TRANSLATOR










Скачать PDF:

[ 8T49N281.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
8T49N281NG Octal Universal Frequency TranslatorIntegrated Device Technology
Integrated Device Technology
8T49N282NG Octal Universal Frequency TranslatorIntegrated Device Technology
Integrated Device Technology
8T49N283NG Octal Universal Frequency TranslatorIDT
IDT
8T49N285NG Octal Universal Frequency TranslatorIntegrated Device Technology
Integrated Device Technology

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск