|
|
PDF HSP48212JC-40 Data sheet ( Hoja de datos )
| Número de pieza | HSP48212JC-40 | |
| Descripción | Digital Video Mixer | |
| Fabricantes | Intersil Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de HSP48212JC-40 (archivo pdf) en la parte inferior de esta página. Total 9 Páginas | ||
|
No Preview Available !
Data Sheet
HSP48212
May 1999 File Number 3627.2
Digital Video Mixer
The Intersil HSP48212 is a 68 pin Digital Video Mixer IC
intended for use in multimedia and medical imaging
applications.
The HSP48212 allows the user to mix two video sources
based on a programmable weighting factor. After weighting
the input data signals, the Video Mixer simply adds the two
weighted signals mathematically. This results in the mixed
output, which is a weighted sum of the two sources.
The input and output interfaces are synchronous with respect
to the input clock, simplifying the user interface requirements.
Input Data (DINA, DINB), Mix Factor (M) and control signals
(RND, TCB) may be delayed relative to each other in order to
compensate for any misalignment that may have occurred
prior to entering the HSP48212. Each input’s delay may be
independently programmed up to seven clock cycles.
The output data may be rounded to 8, 10, 12, or 13-bits. The
enabling of data onto the output data bus is under the user’s
control via an output enable signal (OE).
Ordering Information
PART NUMBER
HSP48212VC-40
HSP48212JC-40
TEMP.
RANGE (oC)
PACKAGE
0 to 70 64 Ld MQFP
0 to 70 68 Ld PLCC
PKG. NO.
Q64.14x14
N68.95
Block Diagram
Features
• 12-Bit Pixel Data
• Two’s Complement or Unsigned Data
• 12-Bit Mix Factor
• 13-Bit Signed or Unsigned Three State Output
• Overflow Detection and Output Saturation
• Rounding to 8, 10, 12, or 13-Bits
• Input and Output Pixel Data Synchronous to Clock
• Programmable Pipeline Delay of up to 7 Clock Cycles for
Control of Misaligned Input Data
• TTL Compatible Inputs/Outputs
• DC to 40MHz Clock Rate
Applications
• Video Summing (Frame Addition)
• Video Mixing
• Fade In/Out
• Video Switching
• High Speed Multiplying
TCB
DELAY
0-7
DINB0-11
12
DELAY
0-7
M
12
DELAY
0-7
1-M
RND0-1
2
DELAY
0-7
SHIFT
Σ LEFT
DOUT0-12
13
DINA0-11
12
DELAY
0-7
DOUT = 2 x [DINA x M + DINB x (1-M)]
OE
1 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999
1 page  
HSP48212
Functional Description
The Digital Video Mixer is intended for use in professional
video, multimedia and medical imaging applications. The
HSP48212 allows the user to mix two video sources based
on a programmable weighting factor. After weighting the
input data signals, the Video Mixer simply adds the two
weighted signals mathematically. This results in the mixed
output, which is a weighted sum of the two sources. The
fundamental equation implemented by this architecture is:
DOUT = 2 x [DINA x M + DINB x (1 -M)]
(EQ. 1)
where DINA and DINB are the two video sources (pixels)
and M is the weighting (Mix) factor. As expressed by this
equation, the output DOUT is a weighted average of the
incoming pixels. For instance, when M is set to 0 the DINB
input source is passed to the output, and when M is set to 1
the DINA input is passed to the output, and when M is set to
0.5 the output is the sum of the two sources DINA and DINB.
The user can therefore vary the mix factor to apply different
weights to each of the inputs DINA, DINB. This allows
functions such as fading in, fading out, fading between
images, graphics overlays, and keying. The multiplication
factor of 2 as seen in (EQ. 1) is accomplished through a 1-bit
shift left (See Figure 1). This shifter is not programmable and
cannot be accessed by the user.
The Functional Block Diagram is shown in Figure 1. It can be
seen that (EQ. 1) is directly implemented by this architecture.
The architecture has a 6 stage inherent latency. This
architecture is extremely flexible in that it allows the user to
account for misaligned input data by independently
programming up to seven additional delay stages for DINA0-
11, DINB0-11, and M0-11, as well as for the format control
signals TC and RND0-1. The programmable delay registers
are controlled by the signals DEL, LD, and BYPASS.
The HSP48212 input interface is primarily synchronous to the
rising edge of CLK with the exception of the programmable
delay control signals DEL, LD, and BYPASS. The output data
bus DOUT0-12 is registered synchronous to the rising edge of
CLK and may also be controlled via the asynchronous output
enable signal OE. The input data, DINA0-11 and DINB0-11,
as well as the mix factor M0-11 have 12-bit precision. The
output data DOUT0-12 has 13-bit precision to allow for 1-bit of
growth.
The signals TC and RND0-1 control the format of the input
and output data. TC allows DINA0-11 and DINB 0-11 to be
either two’s complement or unsigned (Note: DINA0-11 and
DINB0-11 must have the same format, i.e., no mixed mode).
The output data DOUT0-12 can be rounded to 8, 10, 12, or
13-bits as determined by the control signals RND0-1.
Input Data Format
DINA0-11 and DINB0-11 represent two digital video sources
(pixels). Each input bus has 12-bits of precision. They may
be represented in two’s complement form (TC = 0) or in
unsigned form (TC = 1). It is important to note that DINA0-11
and DINB0-11 must be represented in the same format (i.e.,
no mixed mode operation is allowed).
M0-11 supplies the weighting (Mix) factor and has 12-bits of
precision. M0-11 must be represented in unsigned format and
may range from 0 to 1. If a value greater than 1 is placed on the
bus, the internal circuitry will saturate M0-11 to 1.00000000000.
DINA0-11, DINB0-11, and M0-11 are synchronously
registered on the rising edge of CLK.
The signal MIXEN allows the user to disable the internal
clock signal which samples the M0-11 input bus. When
MIXEN = 0, the M0-11 bus is ignored and the previously
sampled M0-11 value is used. When MIXEN = 1, the M0-11
bus is sampled on the rising edge of CLK.
Programmable Delay
The input data (DINA0-11, DINB0-11), mix factor (M0-11),
and control signals (RND0-1, TC), may be delayed relative to
each other in order to compensate for any misalignment that
may have occurred prior to entering the HSP48212. Each
input’s delay may be independently programmed for up to
seven delays. In other words, the user can program a
different number of pipeline delays for each input. This
programmed delay is in addition to the inherent 6 stage
delay required by the architecture.
As shown in Figures 2 and 3, the programmable delay
information is loaded using the signals LD and DEL. LD is
the asynchronous load pin used to clock in the delay control
word. The delay control word is clocked into a 15-bit serial
shift register on the rising edge of LD (i.e., DEL is
synchronous to LD). The delay control word data is supplied
by the DEL signal beginning with the least significant bit and
continuing until the most significant bit has been clocked in.
On each LD cycle the DEL data input is transferred through
the register bank. The user must supply exactly 15 LD
pulses; if the shift register is clocked more than 15 times,
only the most recent 15 data inputs will be stored.
As previously stated, the length of the control word is 15-bits: 3-
bits are allocated for each of the 5 inputs, DINA0-11, DINB0-11,
M0-11, RND0-1, and TC. Each 3-bits of the control word allow
the user to specify from 0 to 7 additional delay stages by
programming the binary equivalent of the desired delay into the
appropriate bit position of the delay control word register (e.g.,
000 for 0 delays, 001 for 1 delay, ..., 111 for 7 delays).
5
5 Page | ||
| Páginas | Total 9 Páginas | |
| PDF Descargar | [ Datasheet HSP48212JC-40.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| HSP48212JC-40 | Digital Video Mixer | Intersil Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |